FMS6410BCS(2005) 查看數據表（PDF） - Fairchild Semiconductor

零件编号

产品描述 (功能)

生产厂家

FMS6410BCS
(Rev.:2005)

Dual Channel Video Drivers with Integrated Filters and Composite Video Summer

Fairchild Semiconductor 

September 2005

FMS6410B

Dual Channel Video Drivers with Integrated Filters and

Composite Video Summer

Features

■ 7.1MHz 5th order Y,C filters with composite summer

■ 50dB stopband attenuation at 27MHz on Y, C and CV outputs

■ Better than 0.1dB flatness to 4.5MHz on Y,C and CV outputs

■ No external frequency selection components or clocks

■ < 5ns group delay on Y, C and CV outputs

■ AC-Coupled Inputs

■ AC or DC-Coupled Outputs

■ Capable of PAL frequency selection components or clocks

■ 0.3% differential gain with 0.2° differential phase on Y,C and

CV channels

■ Integrated DC restore circuitry with low tilt

■ Lead (Pb) Free SOIC-8 Package

Applications

■ Cable and Satellite set top boxes

■ DVD players

■ Personal Video Recorders (PVR)

■ Video On Demand (VOD)

Description

The FMS6410B is a dual Y/C 5th order Butterworth lowpass

video filter optimized for minimum overshoot and flat group

delay. The device also contains a summing circuit to generate

filtered composite video. In a typical application, the Y and C

input signals from DACs are AC coupled into the filters. Both

channels have DC restore circuitry to clamp the DC input levels

during video sync. The Y and C channels use separate feed-

back clamps. The clamp pulse is derived from the Y channel.

All outputs are capable of driving 2Vpp, AC or DC coupled, into

either a single or dual video load. A single video load consists of

a series 75Ω impedance matching resistor connected to a ter-

minated 75Ω line. This presents a total of 150Ω of loading to the

part. A dual load would be two of these in parallel which would

present a total of 75Ω to the part. The gain of the Y, C and CV

signals is 6dB with 1Vpp input levels. All video channels are

clamped during sync to establish the appropriate output voltage

reference levels.

Block Diagrams

YIN 1

Sync Strip

Reference and

Timing

VCC

7

6dB

8 YOUT

CIN 4

gM

250mV

+

S

+

gM

250mV

6dB

6 CVOUT

3

GND

5 COUT

©2004 Fairchild Semiconductor Corporation

1

FMS6410B Rev. 1A

www.fairchildsemi.com

Share Link: