HI4-774T/883 查看數據表（PDF） - Intersil
零件编号
产品描述 (功能)
生产厂家
HI4-774T/883 Datasheet PDF : 18 Pages
| |||
HI-574A, HI-674A, HI-774
Timing Specifications (HI-674A) 25oC, Note 2, Unless Otherwise Specified (Continued)
SYMBOL
tSSR
tSRR
tSAR
tHSR
tHRR
tHAR
tHS
PARAMETER
CS to CE Setup
R/C to CE Setup
AO to CE Setup
CS Valid After CE Low
R/C High After CE Low
AO Valid After CE Low
STS Delay After Data Valid
MIN
TYP
MAX
50
-
-
0
-
-
50
-
-
0
-
-
0
-
-
50
-
-
25
-
850
Timing Specifications (HI-774) 25oC, Into a load with RL = 3kΩ and CL = 50pF, Note 2, Unless Otherwise Specified
SYMBOL
PARAMETER
MIN
TYP
MAX
CONVERT MODE
tDSC
tHEC
tSSC
tHSC
tSRC
tHRC
tSAC
tHAC
tC
STS Delay from CE
CE Pulse Width
CS to CE Setup
CS Low During CE High
R/C to CE Setup
R/C Low During CE High
AO to CE Setup
AO Valid During CE High
Conversion Time
READ MODE
-
50
50
50
50
50
0
50
12-Bit Cycle TMIN to TMAX (-5)
-
8-Bit Cycle TMIN to TMAX (-5)
-
12-Bit Cycle TMIN to TMAX (-2)
-
8-Bit Cycle TMIN to TMAX (-2)
-
100
200
30
-
20
-
20
-
0
-
20
-
0
-
30
-
8.0
9
6.4
6.8
9
11
6.8
8.3
tDD
Access Time from CE
-
75
150
tHD
Data Valid After CE Low
25
35
-
tHL
Output Float Delay
-
70
150
tSSR
CS to CE Setup
50
0
-
tSRR
R/C to CE Setup
0
0
-
tSAR
AO to CE Setup
50
25
-
tHSR
CS Valid After CE Low
0
0
-
tHRR
R/C High After CE Low
0
0
-
tHAR
AO Valid After CE Low
50
25
-
tHS
STS Delay After Data Valid
-
90
300
NOTES:
1. Dissipation rating assumes device is mounted with all leads soldered to printed circuit board.
2. Time is measured from 50% level of digital transitions. Tested with a 50pF and 3kΩ load.
UNITS
ns
ns
ns
ns
ns
ns
ns
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
µs
µs
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
6-960
Share Link: 