DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ICS810-06I 查看數據表(PDF) - Integrated Circuit Systems

零件编号
产品描述 (功能)
生产厂家
ICS810-06I
ICST
Integrated Circuit Systems ICST
ICS810-06I Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Integrated
Circuit
Systems, Inc.
ICS81006I
VCXO-TO-6 LVCMOS OUTPUTS
TABLE 4D. AC CHARACTERISTICS, VDD = VDDO = 2.5V±5%, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum
fOUT
tjit(Ø)
Output Frequency
RMS Phase Jitter (Random);
NOTE 1
Integration Range: 1kHz-1MHz
12
19.44
40
0.28
tsk(o)
Output Skew;
NOTE 2, 3
Q0:Q4
Q0:Q5
DIV_SEL_Q5 = ÷1
25
105
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
300
800
45
55
NOTE 1: Please refer to the Phase Noise Plot.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
Units
MHz
ps
ps
ps
ps
%
TABLE 4E. AC CHARACTERISTICS, VDD = 2.5V±5%, VDDO = 1.8V±0.2V, TA = -40°C TO 85°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum
fOUT
tjit(Ø)
Output Frequency
RMS Phase Jitter (Random);
NOTE 1
Integration Range: 1kHz-1MHz
12
19.44
40
0.26
tsk(o)
Output Skew;
NOTE 2, 3
Q0:Q4
Q0:Q5
DIV_SEL_Q5 = ÷1
40
185
tR / tF
odc
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
450
40
NOTE 1: Please refer to the Phase Noise Plot.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
1400
60
Units
MHz
ps
ps
ps
ps
%
81006AKI
www.icst.com/products/hiperclocks.html
5
REV. A JANUARY 19, 2006

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]