IDT82V3002A 查看數據表（PDF） - Integrated Device Technology

零件编号

产品描述 (功能)

生产厂家

IDT82V3002A

WAN PLL WITH DUAL REFERENCE INPUTS

Integrated Device Technology 

IDT82V3002A WAN PLL WITH DUAL REFERENCE INPUTS

INDUSTRIAL TEMPERATURE RANGE

Reset *

Auto

TIE

Disable

Auto TIE

Disable

S1

Normal

Mode_sel1 = 0

Mode_sel0 = 0

TIE DisableT(ITEIEE_nenab=leLA)(TutIoET_IeEnD=isHa)ble

S0

Freerun

Mode_sel1 = 1

Mode_sel0 = 0

(Valid Input Reference Signal)

TIE Enable (TIE_en = H)

(Valid Input Reference Signal)

TIE Disable (TIE_en = L)

(Invalid Input Reference Signal)

Auto TIE Disable

S3

Holdover

Mode_sel1 = 0

Mode_sel0 = 1

AutoTIE Disable

AutoTIE Disable

S2

Auto - Holdover

Mode_sel1 = 0

Mode_sel0 = 0

Auto TIE Disable

TIE ENnoaIbNle_s(TelIET_raenns=ieHnt)

S4

Short Time Holdover

Mode_sel1 = 0

Mode_sel0 = X

IN_sAeluTtoraTnIsEieDnitsable

* Note: After reset, Mode_sel1 and Mode_sel0 should be initially set to '10' or '00'.

Figure - 4 State Control Diagram

3.1.1

NORMAL MODE

Normal Mode is typically used when a slave clock source

synchronized to the network is required.

In this mode, the IDT82V3002A provides timing (C1.5o, C3o, C2o,

C4o, C6o, C8o, C16o and C32o) and synchronization (F0o, F8o, F16o,

F32o, TSP, RSP) signals, which are synchronous to the input reference.

The input reference signals have a nominal frequency of 8 kHz, 2.048

MHz or 1.544 MHz.

From a reset condition, the IDT82V3002A will take 30 seconds at

most to make the output signals synchronous (phase locked) to the input

reference.

Whenever the IDT82V3002A enters Normal Mode, it will give an

indication by setting the NORMAL pin to high.

3.1.2

FAST LOCK MODE

Fast Lock Mode is a submode of Normal Mode. It is used to allow the

IDT82V3002A to lock to a reference more quickly than Normal Mode will

do. Typically, the DPLL will lock to the input reference within 500 ms if

the FLOCK pin is high.

3.1.3

HOLDOVER MODE

Holdover Mode is typically used for short duration (e.g., 2 seconds)

while network synchronization is temporarily disrupted.

In Holdover Mode, the IDT82V3002A provides timing and

synchronization signals, which are not locked to the external reference

signal but based on storage techniques. The storage value is

determined while the device is in Normal Mode and locked to the

external reference signal.

In Normal Mode, when the output signal is locked to the input

reference signal, a numerical value corresponding to the output

frequency is stored alternately in two memory locations every 30 ms.

When the device is switched into Holdover Mode, the stored value in

memory from between 30 ms and 60 ms is used to set the output

frequency of the device.

The frequency accuracy in Holdover Mode is ±0.025 ppm, which

11

Share Link: