IDT82V3352 查看數據表（PDF） - Integrated Device Technology
零件编号
产品描述 (功能)
生产厂家
IDT82V3352 Datasheet PDF : 125 Pages
| |||
IDT82V3352
SYNCHRONOUS ETHERNET WAN PLL
3.10.1.5.1 Automatic Instantaneous ............................................................................................................................... 29
3.10.1.5.2 Automatic Slow Averaged ............................................................................................................................. 29
3.10.1.5.3 Automatic Fast Averaged .............................................................................................................................. 29
3.10.1.5.4 Manual ........................................................................................................................................................... 29
3.10.1.5.5 Holdover Frequency Offset Read .................................................................................................................. 29
3.10.1.6 Pre-Locked2 Mode ........................................................................................................................................................... 29
3.11 DPLL OUTPUT .............................................................................................................................................................................................. 30
3.11.1 PFD Output Limit ............................................................................................................................................................................ 30
3.11.2 Frequency Offset Limit .................................................................................................................................................................. 30
3.11.3 PBO ................................................................................................................................................................................................. 30
3.11.4 Phase Offset Selection .................................................................................................................................................................. 30
3.11.5 Four Paths of T0 DPLL Outputs .................................................................................................................................................... 30
3.11.5.1 T0 Path ............................................................................................................................................................................. 30
3.12 T0 / T4 APLL ................................................................................................................................................................................................. 31
3.13 OUTPUT CLOCKS & FRAME SYNC SIGNALS ........................................................................................................................................... 31
3.13.1 Output Clocks ................................................................................................................................................................................. 31
3.13.2 Frame SYNC Output Signals ......................................................................................................................................................... 34
3.14 INTERRUPT SUMMARY ............................................................................................................................................................................... 36
3.15 T0 SUMMARY ............................................................................................................................................................................................... 36
3.16 POWER SUPPLY FILTERING TECHNIQUES ............................................................................................................................................. 37
3.17 LINE CARD APPLICATION .......................................................................................................................................................................... 38
4 MICROPROCESSOR INTERFACE .................................................................................................................................. 39
5 JTAG ................................................................................................................................................................................ 41
6 PROGRAMMING INFORMATION .................................................................................................................................... 42
6.1 REGISTER MAP ............................................................................................................................................................................................ 42
6.2 REGISTER DESCRIPTION ........................................................................................................................................................................... 47
6.2.1 Global Control Registers ............................................................................................................................................................... 47
6.2.2 Interrupt Registers ......................................................................................................................................................................... 54
6.2.3 Input Clock Frequency & Priority Configuration Registers ....................................................................................................... 58
6.2.4 Input Clock Quality Monitoring Configuration & Status Registers ........................................................................................... 69
6.2.5 T0 DPLL Input Clock Selection Registers .................................................................................................................................... 80
6.2.6 T0 DPLL State Machine Control Registers .................................................................................................................................. 83
6.2.7 T0 DPLL & APLL Configuration Registers ................................................................................................................................... 85
6.2.8 Output Configuration Registers .................................................................................................................................................... 96
6.2.9 PBO & Phase Offset Control Registers ........................................................................................................................................ 99
6.2.10 Synchronization Configuration Registers ................................................................................................................................. 101
7 THERMAL MANAGEMENT ........................................................................................................................................... 103
7.1 JUNCTION TEMPERATURE ...................................................................................................................................................................... 103
7.2 EXAMPLE OF JUNCTION TEMPERATURE CALCULATION ................................................................................................................... 103
7.3 HEATSINK EVALUATION .......................................................................................................................................................................... 103
8 ELECTRICAL SPECIFICATIONS .................................................................................................................................. 104
8.1 ABSOLUTE MAXIMUM RATING ................................................................................................................................................................ 104
8.2 RECOMMENDED OPERATION CONDITIONS .......................................................................................................................................... 104
8.3 I/O SPECIFICATIONS ................................................................................................................................................................................. 105
8.3.1 CMOS Input / Output Port ............................................................................................................................................................ 105
8.3.2 PECL / LVDS Input / Output Port ................................................................................................................................................ 106
8.3.2.1 PECL Input / Output Port ................................................................................................................................................ 106
8.3.2.2 LVDS Input / Output Port ................................................................................................................................................ 108
8.4 JITTER & WANDER PERFORMANCE ....................................................................................................................................................... 109
8.5 OUTPUT WANDER GENERATION ............................................................................................................................................................ 112
8.6 INPUT / OUTPUT CLOCK TIMING ............................................................................................................................................................. 113
8.7 OUTPUT CLOCK TIMING ........................................................................................................................................................................... 114
PACKAGE DIMENSIONS.................................................................................................................................................... 120
ORDERING INFORMATION................................................................................................................................................ 125
Table of Contents
4
March 23, 2009
Share Link: 