DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

IS25C16B 查看數據表(PDF) - Integrated Silicon Solution

零件编号
产品描述 (功能)
生产厂家
IS25C16B
ISSI
Integrated Silicon Solution ISSI
IS25C16B Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IS25C16B
DEVICE OPERATION
The operations of the IS25C16B are controlled by a set of instructions that are clocked-in serially SI pin. (See Table
3). To begin an instruction, the chip select (CS) should be dropped Low. Subsequently, each Low-to-High transition
of the clock (SK) will latch a stable value on the SI pin. After the 8-bit op-code, it may be appropriate to continue to
input an address or data to SI, or to output data from SO. During data output, values appear on the falling edge of
SK. All bits are transferred with MSB first. Upon the last bit of communication, but prior to any following Low-to-High
transition of SK, CS should be raised High to end the transaction. The device then would enter Standby Mode if no
internal programming were underway.
Table 3. Instruction Set
Name Op-code
Operation
WREN 0000 X110
Set Write Enable Latch
WRDI 0000 X100
Reset Write Enable Latch
RDSR 0000 X101
Read Status Register
WRSR 0000 X001
Write Status Register
READ 0000 X011
Read Data from Array
WRITE 0000 X010
Write Data to Array
Address
-
-
-
-
A15-A0
A15-A0
Data(SI)
-
-
-
D7-D0
-
D7-D0,...
Data (SO)
-
-
D7-D0,...
-
D7-D0,...
-
1. X = Don’t care bit. For consistency, it is best to use “0”.
2. Some address bits are don’t care. See Table 5.
3. If the bits clocked-in for an op-code are invalid, SO remains high impedance, and upon CS going High there is no
affect. A valid op-code with an invalid number of bits clocked-in for address or data will cause an attempt to modify
the array or Status Register to be ignored.
WRITE ENABLE (WREN)
When Vcc is initially applied, the device powers up with
both status register and entire array in a write-disabled
state. Upon completion of Write Disable (WRDI),
Write Status Register (WRSR), or Write Data to Array
(WRITE), the device resets the WEN bit in the Status
Register to 0. Prior to any data modification, a WREN
instruction is necessary to set WEN to 1. (See Figure 2
for timing).
WRITE DISABLE (WRDI)
The device can be completely protected from modifica-
tion by resetting WEN to 0 through the WRDI instruc-
tion. (See Figure 3 for timing).
READ STATUS REGISTER (RDSR)
The Read Status instruction tells the user the status of
Write Protect Enable, the Block Protection setting (see
Table 2), the Write Enable state, and the RDY status.
RDSR is the only instruction accepted when a write
cycle is underway. It is recommended that the status
of Write Enable and RDY be checked, especially prior
to an attempted modification of data. The 8 bits of the
Status Register can be repeatedly output on SO after
the initial Op-code. (See Figure 4 for timing).
Integrated Silicon Solution, Inc.
5
Preliminary Information  Rev.  00A
08/28/09

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]