EVAL-AD7856CB 查看數據表（PDF） - Analog Devices
零件编号
产品描述 (功能)
生产厂家
EVAL-AD7856CB Datasheet PDF : 32 Pages
| |||
AD7856–SPECIFICATIONS1, 2 A Grade: fCLKIN = 6 MHz, (–40؇C to +105؇C), fSAMPLE = 285 kHz; K Grade:
fCLKIN = 4 MHz, (0؇C to +105؇C), fSAMPLE = 102 kHz; (AVDD = DVDD = +5.0 V ؎ 5%,
REFIN/REFOUT = 4.096 V External Reference unless otherwise noted, SLEEP = Logic High; TA = TMIN to TMAX, unless otherwise noted.) Specifica-
tions apply for Mode 2 operation, standard 3-wire SPI interface; refer to Detailed Timing section for Mode 1 Specifications.
Parameter
DYNAMIC PERFORMANCE
Signal to Noise + Distortion Ratio3 (SNR)
Total Harmonic Distortion (THD)
Peak Harmonic or Spurious Noise
Intermodulation Distortion (IMD)
Second Order Terms
Third Order Terms
Channel-to-Channel Isolation
DC ACCURACY
Resolution
Integral Nonlinearity
Differential Nonlinearity
Offset Error
Offset Error Match
Positive Full-Scale Error
Positive Full-Scale Error Match
ANALOG INPUT
Input Voltage Ranges
A Version1
78
–86
–87
–86
–86
–90
14
±2
±2
± 10
± 10
0 to VREF
K Version1
78
–86
–87
–90
–90
–90
14
±2
±2
± 10
±5
±3
± 10
±2
0 to VREF
Leakage Current
Input Capacitance
REFERENCE INPUT/OUTPUT
REFIN Input Voltage Range
Input Impedance
REFOUT Output Voltage
REFOUT Tempco
LOGIC INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN
Input Capacitance, CIN4
LOGIC OUTPUTS
Output High Voltage, VOH
Output Low Voltage, VOL
Floating-State Leakage Current
Floating-State Output Capacitance4
Output Coding
CONVERSION RATE
Conversion Time
Track/Hold Acquisition Time
±1
±1
20
20
4.096/VDD
150
3.696/4.496
20
2.3/VDD
150
3.696/4.496
20
VDD – 1.0
0.4
±1
10
VDD – 1.0
0.4
±1
10
VDD – 0.4
0.4
VDD – 0.4
0.4
±1
±1
10
10
Straight (Natural) Binary
3.5
5.25
0.33
0.5
Units
dB min
dB max
dB max
dB typ
dB typ
dB typ
Bits
LSB max
LSB typ
LSB max
LSB typ
LSB max
LSB typ
LSB max
LSB max
LSB typ
LSB max
Test Conditions/Comments
fIN = 10 kHz
79.5 dB typ
–95 dB typ
–95 dB typ
fa = 9.983 kHz, fb = 10.05 kHz
fa = 9.983 kHz, fb = 10.05 kHz
VIN = 25 kHz
Any Channel
4.096 V External Reference, VDD = 5 V
Guaranteed No Missed Codes to 13 Bits.
Volts
µA max
pF typ
i.e., AIN(+) – AIN(–) = 0 to VREF, AIN(–) Can Be
Biased Up, but AIN(+) Cannot Go Below AIN(–)
V min/max
kΩ typ
V min/max
ppm/°C typ
Functional from 1.2 V
Resistor Connected to Internal Reference Node
V min
V max
µA max
pF max
Typically 10 nA, VIN = 0 V or VDD
V min
V max
µA max
pF max
ISOURCE = 200 µA
ISINK = 0.8 mA
µs max
µs min
21 CLKIN Cycles
–2–
REV. A
Share Link: 