ISPLSI2128VE-135LQ160I(2000) 查看數據表（PDF） - Lattice Semiconductor

零件编号

产品描述 (功能)

生产厂家

ISPLSI2128VE-135LQ160I
(Rev.:2000)

3.3V In-System Programmable SuperFAST™ High Density PLD

Lattice Semiconductor 

Specifications ispLSI 2128VE

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER

TEST 3

COND.

#

DESCRIPTION1

-135

-100

UNITS

MIN. MAX. MIN. MAX.

tpd1

A 1 Data Propagation Delay, 4PT Bypass, ORP Bypass

— 7.5 — 10.0 ns

tpd2

A 2 Data Propagation Delay

— 10.0 — 13.0 ns

fmax

A

3 Clock Frequency with Internal Feedback 2

135 — 100 — MHz

fmax (Ext.)

fmax (Tog.)

—

4

Clock

Frequency

with

External

Feedback

(1

tsu2 +

) tco1

— 5 Clock Frequency, Max. Toggle

100 — 77 — MHz

143 — 100 — MHz

tsu1

— 6 GLB Reg. Setup Time before Clock, 4 PT Bypass

5.0 — 6.5 — ns

tco1

A 7 GLB Reg. Clock to Output Delay, ORP Bypass

— 4.0 — 5.0 ns

th1

— 8 GLB Reg. Hold Time after Clock, 4 PT Bypass

0.0 — 0.0 — ns

tsu2

— 9 GLB Reg. Setup Time before Clock

6.0 — 8.0 — ns

tco2

A 10 GLB Reg. Clock to Output Delay

— 5.0 — 6.0 ns

th2

— 11 GLB Reg. Hold Time after Clock

0.0 — 0.0 — ns

tr1

A 12 Ext. Reset Pin to Output Delay, ORP Bypass

— 9.0 — 12.5 ns

trw1

— 13 Ext. Reset Pulse Duration

5.0 — 6.5 — ns

tptoeen

B 14 Input to Output Enable

— 12.0 — 15.0 ns

tptoedis

C 15 Input to Output Disable

— 12.0 — 15.0 ns

tgoeen

B 16 Global OE Output Enable

— 7.0 — 9.0 ns

tgoedis

C 17 Global OE Output Disable

— 7.0 — 9.0 ns

twh

— 18 External Synchronous Clock Pulse Duration, High

3.5 — 5.0 — ns

twl

— 19 External Synchronous Clock Pulse Duration, Low

3.5 — 5.0 — ns

1. Unless noted otherwise, all parameters use a GRP load of four, 20 PTXOR path, ORP and Y0 clock.

2. Standard 16-bit counter using GRP feedback.

3. Reference Switching Test Conditions section.

Table 2-0030B/2128VE

v.1.0

6

Share Link: