DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LC72347W 查看數據表(PDF) - SANYO -> Panasonic

零件编号
产品描述 (功能)
生产厂家
LC72347W Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC72346W, 72347W
Continued from preceding page.
Pin No.
Pin
I/O
Function
57
RES
System reset input.
I In CPU operating mode or halt mode, applications must apply a low level for at least
one full machine cycle to reset the system and restart execution with the PC set to
location 0. This pin is connected in parallel with the internal power on reset circuit.
Output for the 3 V step-up circuit clock. Outputs 1/2 the AM local oscillator frequency
31
VDC1
O in AM reception mode, and 1/256 the FM local oscillator or 75 kHz in FM reception
mode.
30
VDC3
Voltage stepped up by the DC-DC converter (3 V)
I
May also be used to input an equivalent voltage.
29
VDDRAM
I RAM backup power supply. Connected to the VDC3 voltage through a diode.
32
VADJ
O
VDC3 voltage adjustment pin. Insert a 10 ktrimmer between this pin and ground to
adjust the VDC3 voltage.
59
FMIN
FM VCO (local oscillator) input.
This pin is selected with the PLL instruction CW1.
I
The input must be capacitor coupled.
Input is disabled in backup mode, in halt mode, after a reset, and in PLL stop mode.
I/O circuit
CMOS amplifier input
60
AMIN
AM VCO (local oscillator) input.
This pin and the bandwidth are selected with the PLL instruction CW1.
CW1 b1, b0
Input pins
Bandwidth
I
10
AMIN (H)
2 to 20 MHz (SW)
11
FMIN (L)
0.5 to 10 MHz (MW, LW)
The input must be capacitor coupled.
Input is disabled in backup mode, in halt mode, after a reset, and in PLL stop mode.
CMOS amplifier input
CMOS push-pull
Main charge pump output. When the local oscillator frequency divided by N is higher
than the reference frequency a high level is output, when lower, a low level is
62
EO
O output,and the pin is set to the high-impedance state when the frequencies match.
This output goes to the high-impedance state in backup mode, in halt mode, after a
reset, and in PLL stop mode.
61
VSS
Power supply pin. This pin must be connected to ground.
28
VSS
This pin must be connected to ground.
58
VDD
This pin must be connected to VDD. Supports A/D converter.
Note*: When a pin in an I/O switching port is used as an output, applications must first set up the data with an OUT, SPB, or RPB instruction and then set up
output mode with an IOS instruction.
No. 6651-9/12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]