LPC1751FBD80 查看數據表（PDF） - NXP Semiconductors.
零件编号
产品描述 (功能)
生产厂家
LPC1751FBD80
NXP Semiconductors.
LPC1751FBD80 Datasheet PDF : 80 Pages
| |||
NXP Semiconductors
LPC1759/58/56/54/52/51
32-bit ARM Cortex-M3 microcontroller
WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator,
the RTC oscillator, or the APB clock.
ARM Cortex-M3 system tick timer, including an external clock input option.
Repetitive Interrupt Timer (RIT) provides programmable and repeating timed
interrupts.
Each peripheral has its own clock divider for further power savings.
Standard JTAG debug interface for compatibility with existing tools. Serial Wire Debug
and Serial Wire Trace Port options. Boundary scan Description Language (BSDL) is
not available for this device.
Emulation trace module enables non-intrusive, high-speed real-time tracing of
instruction execution.
Integrated PMU (Power Management Unit) automatically adjusts internal regulators to
minimize power consumption during Sleep, Deep sleep, Power-down, and Deep
power-down modes.
Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
Single 3.3 V power supply (2.4 V to 3.6 V).
One external interrupt input configurable as edge/level sensitive. All pins on Port 0 and
Port 2 can be used as edge sensitive interrupt sources.
Non-maskable Interrupt (NMI) input.
The Wakeup Interrupt Controller (WIC) allows the CPU to automatically wake up from
any priority interrupt that can occur while the clocks are stopped in Deep sleep,
Power-down, and Deep power-down modes.
Processor wake-up from Power-down mode via any interrupt able to operate during
Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet
wake-up interrupt (LPC1758 only), CAN bus activity, Port 0/2 pin interrupt, and NMI).
Brownout detect with separate threshold for interrupt and forced reset.
Power-On Reset (POR).
Crystal oscillator with an operating range of 1 MHz to 25 MHz.
4 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as a
system clock.
PLL allows CPU operation up to the maximum CPU rate without the need for a
high-frequency crystal. May be run from the main oscillator, the internal RC oscillator,
or the RTC oscillator.
USB PLL for added flexibility.
Code Read Protection (CRP) with different security levels.
Unique device serial number for identification purposes.
Available as 80-pin LQFP package (12 mm 12 mm 1.4 mm).
3. Applications
eMetering
Lighting
Industrial networking
Alarm systems
White goods
Motor control
LPC1759_58_56_54_52_51
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8.6 — 18 August 2015
© NXP Semiconductors N.V. 2015. All rights reserved.
3 of 80
Share Link: