LPC1102UK(2011) 查看數據表（PDF） - NXP Semiconductors.

零件编号

产品描述 (功能)

生产厂家

LPC1102UK
(Rev.:2011)

32-bit ARM Cortex-M0 microcontroller; 32 kB flash and 8 kB SRAM

NXP Semiconductors. 

NXP Semiconductors

LPC1102

32-bit ARM Cortex-M0 microcontroller

• Input multiplexing among 5 pins.

• Power-down mode.

• Measurement range 0 V to VDD.

• 10-bit conversion time  2.44 s (up to 400 kSamples/s).

• Burst conversion mode for single or multiple inputs.

• Optional conversion on transition of input pin or timer match signal.

• Individual result registers for each ADC channel to reduce interrupt overhead.

7.11 General purpose external event counter/timers

The LPC1102 includes two 32-bit counter/timers and two 16-bit counter/timers. The

counter/timer is designed to count cycles of the system derived clock. It can optionally

generate interrupts or perform other actions at specified timer values, based on four

match registers. Each counter/timer also includes one capture input to trap the timer value

when an input signal transitions, optionally generating an interrupt.

7.11.1 Features

• A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.

• Counter or timer operation.

• One capture channel that can take a snapshot of the timer value when an input signal

transitions. A capture event may also generate an interrupt.

• Four match registers per timer that allow:

– Continuous operation with optional interrupt generation on match.

– Stop timer on match with optional interrupt generation.

– Reset timer on match with optional interrupt generation.

• Up to four external outputs corresponding to match registers, with the following

capabilities:

– Set LOW on match.

– Set HIGH on match.

– Toggle on match.

– Do nothing on match.

7.12 System tick timer

The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate

a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).

7.13 Windowed WatchDog Timer

The purpose of the watchdog is to reset the controller if software fails to periodically

service it within a programmable time window.

7.13.1 Features

• Internally resets chip if not periodically reloaded during the programmable time-out

period.

LPC1102

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 4 — 24 June 2011

© NXP B.V. 2011. All rights reserved.

10 of 39

Share Link: