DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC1411 查看數據表(PDF) - Linear Technology

零件编号
产品描述 (功能)
生产厂家
LTC1411
Linear
Linear Technology Linear
LTC1411 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC1411
WU
TI I G CHARACTERISTICS The q denotes specifications which apply over the full operating temperature
range, otherwise specifications are TA = 25°C. (Notes 5) (See Figures 11a, 11b)
SYMBOL
PARAMETER
CONDITIONS
MIN TYP MAX UNITS
fSAMPLE(MAX)
tCONV
tACQ
t0
t1
t2
t3
t4
t5
t6
Maximum Sampling Frequency
Conversion Time
Acquisition Time
SLPto CONVSTWake-Up Time
NAPto CONVSTWake-Up Time
CONVST Low Time
CONVST to BUSY Delay
Data Ready After BUSY
CONVST High Time
Aperture Delay of Sample-and-Hold
(Note 9)
10µF Bypass Capacitor at REFCOM2 Pin
(Note 10)
CL = 25pF
(Note 10)
q 2.5
MHz
q
250
350
ns
100
ns
210
ms
250
ns
q 20
ns
12
ns
7
ns
q 20
ns
7
ns
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to ground with DGND, OGND,
AVM and AGND wired together unless otherwise noted.
Note 3: When these pin voltages are taken below AGND or above VDD,
they will be clamped by internal diodes. This product can handle input
currents greater than 100mA without latchup.
Note 4: When these pin voltages are taken below AGND, they will be
clamped by internal diodes. This product can handle input currents greater
than 100mA below AGND without latchup. These pins are not clamped to
VDD.
Note 5: VDD = 5V, PGA1 = PGA0 = 5V, fSAMPLE = 2.5MHz at 25°C and
tr = tf = 5ns unless otherwise specified.
Note 6: Linearity, offset and full-scale specifications apply for a single-
ended AIN+ input with AIN– tied to an external 2.5V reference voltage.
Note 7: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 8: Bipolar offset is the offset voltage measured from – 0.5LSB
when the output code flickers between 0000 0000 0000 00 and
1111 1111 1111 11.
Note 9: Recommended operating conditions.
Note 10: The falling CONVST edge starts a conversion. If CONVST returns
high at a critical point during the conversion it can create small errors. For
best performance ensure that CONVST returns high within 20ns after
conversion start of after BUSY rises.
Note 11: SLP and NAP have an internal pull-down so the pins will draw
approximately 7µA when tied high and less than 1µA when tied low.
TYPICAL PERFOR A CE CHARACTERISTICS
S/(N + D) vs Input Frequency
86
80
74
68
62
56
50
44
38
32
26
20
14
10
100
1000
INPUT FREQUENCY (kHz)
10000
1411 G01
4
Signal-to-Noise Ratio
vs Input Frequency
86
80
74
68
62
56
50
44
38
32
26
20
14
10
100
1000
INPUT FREQUENCY (kHz)
10000
1411 G02
Distortion vs Input Frequency
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
2ND THD
3RD
–110
10
100
1000
INPUT FREQUENCY (kHz)
10000
1411 G03
1411f

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]