LTC2053IMS8(RevB) 查看數據表（PDF） - Linear Technology
零件编号
产品描述 (功能)
生产厂家
LTC2053IMS8
(Rev.:RevB)
(Rev.:RevB)
Linear Technology
LTC2053IMS8 Datasheet PDF : 16 Pages
| |||
LTC2053/LTC2053-SYNC
ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. V+ = 5V, V– = – 5V, REF = 0V.
PARAMETER
Gain Error
Gain Nonlinearity
Input Offset Voltage (Note 2)
Average Input Offset Drift (Note 2)
Average Input Bias Current (Note 3)
Average Input Offset Current (Note 3)
Common Mode Rejection Ratio
(Notes 4, 5)
(Notes 4, 5)
Power Supply Rejection Ratio (Note 6)
Maximum Output Voltage Swing
Supply Current
Supply Current, Shutdown
EN Pin Input Low Voltage, VIL
CLK Pin Input Low Voltage, VIL
EN/CLK Pin Input High Voltage, VIH
EN/CLK Pin Input Current
Internal Op Amp Gain Bandwidth
Slew Rate
Internal Sampling Frequency
CONDITIONS
AV = 1
AV = 1
VCM = 0V
TA = – 40°C to 85°C
TA = 85°C to 125°C
VCM = 1V
VCM = 1V
AV = 1, VCM = – 5V to 5V, LTC2053C
AV = 1, VCM = – 5V to 5V, LTC2053C-SYNC
AV = 1, VCM = – 4.9V to 4.9V, LTC2053I
AV = 1, VCM = – 4.9V to 4.9V, LTC2053I-SYNC
AV = 1, VCM = – 5V to 5V, LTC2053I, LTC2053I-SYNC
AV = 1, VCM = –4.9V to 4.9V, LTC2053H
AV = 1, VCM = –5V to 5V, LTC2053H
VS = 2.7V to 11V
RL = 2k to GND, C and I Grades
RL = 10k to GND, All Grades
RL = 2k to GND, LTC2053H Only
No Load
VEN ≥ 4.5V, LTC2053 Only
VEN/CLK = V–
MIN TYP MAX UNITS
●
0.001 0.01
%
●
3
10
ppm
10
± 20
µV
●
±50 nV/°C
●
–1
–2.5 µV/°C
●
4
10
nA
●
1
3
nA
● 105
118
dB
● 100
118
dB
● 105
118
dB
● 100
118
dB
● 95
118
dB
● 100
dB
● 90
dB
● 110
116
dB
● ±4.5 ±4.8
V
● ±4.6 ±4.9
V
● ±4.4 ±4.8
V
●
0.95 1.3
mA
20
µA
– 4.5
V
0.5
V
4.5
V
–3
– 20
µA
200
kHz
0.2
V/µs
3
kHz
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: These parameters are guaranteed by design. Thermocouple effects
preclude measurement of these voltage levels in high speed automatic test
systems. VOS is measured to a limit determined by test equipment
capability.
Note 3: If the total source resistance is less than 10k, no DC errors result
from the input bias currents or the mismatch of the input bias currents or
the mismatch of the resistances connected to –IN and +IN.
Note 4: The CMRR with a voltage gain, AV, larger than 10 is 120dB (typ).
Note 5: At temperatures above 70°C, the common mode rejection ratio
lowers when the common mode input voltage is within 100mV of the
supply rails.
Note 6: The power supply rejection ratio (PSRR) measurement accuracy
depends on the proximity of the power supply bypass capacitor to the
device under test. Because of this, the PSRR is 100% tested to relaxed
limits at final test. However, their values are guaranteed by design to meet
the data sheet limits.
4
2053syncfb
Share Link: