LTC2289I 查看數據表（PDF） - Linear Technology

零件编号

产品描述 (功能)

生产厂家

LTC2289I

Dual 10-Bit, 80Msps Low Noise 3V ADC

Linear Technology 

FEATURES

■ Integrated Dual 10-Bit ADCs

■ Sample Rate: 80Msps

■ Single 3V Supply (2.7V to 3.4V)

■ Low Power: 422mW

■ 61.6dB SNR at 70MHz Input

■ 85dB SFDR at 70MHz Input

■ 110dB Channel Isolation at 100MHz

■ Multiplexed or Separate Data Bus

■ Flexible Input: 1VP-P to 2VP-P Range

■ 575MHz Full Power Bandwidth S/H

■ Clock Duty Cycle Stabilizer

■ Shutdown and Nap Modes

■ Pin Compatible Family

105Msps: LTC2282 (12-Bit), LTC2280 (10-Bit)

80Msps: LTC2294 (12-Bit), LTC2289 (10-Bit)

65Msps: LTC2293 (12-Bit), LTC2288 (10-Bit)

40Msps: LTC2292 (12-Bit), LTC2287 (10-Bit)

25Msps: LTC2291 (12-Bit), LTC2286 (10-Bit)

■ 64-Pin (9mm × 9mm) QFN Package

U

APPLICATIO S

■ Wireless and Wired Broadband Communication

■ Imaging Systems

■ Spectral Analysis

■ Portable Instrumentation

LTC2289

Dual 10-Bit, 80Msps

Low Noise 3V ADC

DESCRIPTIO

The LTC®2289 is a 10-bit 80Msps, low noise 3V dual A/D

converter designed for digitizing high frequency, wide

dynamic range signals. The LTC2289 is perfect for

demanding imaging and communications applications

with AC performance that includes 61.6dB SNR and 85dB

SFDR for signals well beyond the Nyquist frequency.

DC specs include ±0.1LSB INL (typ), ±0.1LSB DNL (typ)

and ±0.6LSB INL, ±0.5LSB DNL over temperature. The

transition noise is a low 0.08LSBRMS.

A single 3V supply allows low power operation. A separate

output supply allows the outputs to drive 0.5V to 3.6V

logic. An optional multiplexer allows both channels to

share a digital output bus.

A single-ended CLK input controls converter operation. An

optional clock duty cycle stabilizer allows high perfor-

mance at full speed for a wide range of clock duty cycles.

, LTC and LT are registered trademarks of Linear Technology Corporation.

All other trademarks are the property of their respective owners.

TYPICAL APPLICATIO

ANALOG

INPUT A

+

INPUT

S/H

–

CLK A

CLK B

CLOCK/DUTY CYCLE

CONTROL

CLOCK/DUTY CYCLE

CONTROL

ANALOG

INPUT B

+

INPUT

S/H

–

10-BIT

PIPELINED

ADC CORE

10-BIT

PIPELINED

ADC CORE

OUTPUT

DRIVERS

OVDD

D9A

•••

D0A

OGND

MUX

OUTPUT

DRIVERS

OVDD

D9B

•••

D0B

OGND

2289 TA01

SNR vs Input Frequency,

–1dB, 2V Range, 80Msps

65

64

63

62

61

60

59

58

57

56

55

0

50

100

150

200

INPUT FREQUENCY (MHz)

2289 TA02

2289fa

1

Share Link: