DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LV8044LP(2007) 查看數據表(PDF) - SANYO -> Panasonic

零件编号
产品描述 (功能)
生产厂家
LV8044LP
(Rev.:2007)
SANYO
SANYO -> Panasonic SANYO
LV8044LP Datasheet PDF : 25 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Continued from preceding page.
LV8044LP
Parameter
Symbol
Conditions
Chopping frequency
fchop1
fchop2
fchop3
fchop4
Current setting reference voltage VSEN00 (D5, D6) = (0, 0)
VSEN01 (D5, D6) = (0, 1)
VSEN10 (D5, D6) = (1, 0)
VSEN11 (D5, D6) = (1, 1)
Constant-Current Drive (channels 5 and 6)
Output on resistance
Output leak current
Diode forward voltage 1
Logic pin input current
Logic input “H” level voltage
Logic input “L” level voltage
Output constant current
Current setting reference voltage
Ronu
Rond
IOleak
VD1
IinL
IinH
Vinh
Vinl
IOUT
Vref0
IO = 400mA, Upper ON resistance
IO = 400mA, Lower ON resistance
ID = -400mA
VIN = 0V, (IN51, IN52, IN61, IN62)
VIN = 3.3V, (IN51, IN52, IN61, IN62)
IN51, IN52, IN61, IN62
IN51, IN52, IN61, IN62
Rload = 3,RF = 0.5,
Internal standard = 0.2V
(D4, D5, D6, D7) = (0, 0, 0, 0)
Vref1
(D4, D5, D6, D7) = (1, 0, 0, 0)
Vref2
(D4, D5, D6, D7) = (0, 1, 0, 0)
Vref3
(D4, D5, D6, D7) = (1, 1, 0, 0)
Vref4
(D4, D5, D6, D7) = (0, 0, 1, 0)
Vref5
(D4, D5, D6, D7) = (1, 0, 1, 0)
Vref6
(D4, D5, D6, D7) = (0, 1, 1, 0)
Vref7
(D4, D5, D6, D7) = (1, 1, 1, 0)
Vref8
(D4, D5, D6, D7) = (0, 0, 0, 1)
Vref9
(D4, D5, D6, D7) = (1, 0, 0, 1)
VrefA
(D4, D5, D6, D7) = (0, 1, 0, 1)
VrefB
(D4, D5, D6, D7) = (1, 1, 0, 1)
VrefC
(D4, D5, D6, D7) = (0, 0, 1, 1)
VrefD
(D4, D5, D6, D7) = (1, 0, 1, 1)
VrefE
(D4, D5, D6, D7) = (0, 1, 1, 1)
VrefF
(D4, D5, D6, D7) = (1, 1, 1, 1)
Photo-sensor Drive Circuit
Output saturation voltage
Serial Data Transfer Pin
Vsat
IO = -20mA
Logic pin input current
Logic input “H” level voltage
Logic input “L” level voltage
Minimum SLCK “H” pulse width
IinL
IinH
Vinh
Vinl
Tckh
VIN = 0V (SCLK, SDATA, STB)
VIN = 3.3V (SCLK, SDATA, STB)
SCLK, SDATA, STB
SCLK, SDATA, STB
Minimum SLCK “L” pulse width
Tckl
Minimum setup time
(STB SCLK rising edge)
Minimum setup time
(SCLK rising edge STB)
Minimum STB pulse width
Tsup1
Tsup2
Tstbw
Data setup time
Tds
Data hold time
Tdh
Maximum SCLK frequency
Fclk
min
104
52
160
80
0.185
0.119
0.085
0.051
Ratings
typ
130
65
200
100
0.200
0.134
0.100
0.066
Unit
max
156 KHz
78 KHz
240 KHz
120 KHz
0.215
V
0.149
V
0.115
V
0.081
V
20
2.5
380
0.285
0.19
0.18
0.171
0.161
0.156
0.152
0.147
0.143
0.137
0.133
0.128
0.123
0.114
0.104
0.095
0.7
0.5
0.9
33
400
0.30
0.20
0.190
0.180
0.170
0.165
0.160
0.155
0.150
0.145
0.140
0.135
0.130
0.120
0.110
0.100
0.8
0.6
1.0 µA
1.2
V
1.0 µA
50 µA
V
1.0
V
420 mA
0.315
V
0.21
V
0.2
V
0.189
V
0.179
V
0.173
V
0.168
V
0.163
V
0.158
V
0.152
V
0.147
V
0.142
V
0.137
V
0.126
V
0.116
V
0.105
V
0.09
0.12
V
20
2.5
0.125
0.125
0.125
0.125
0.125
0.125
0.125
1.0 µA
33
50 µA
V
1.0
V
µs
µs
µs
µs
µs
µs
µs
4 MHz
No.A0438-3/25

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]