AD1377 查看數據表（PDF） - Analog Devices

零件编号

产品描述 (功能)

生产厂家

AD1377

Complete, High Speed 16-Bit A/D Converters

Analog Devices 

AD1376/AD1377

edge of STATUS places the AD386 back into track mode.

System throughput will be reduced if a long CONVERT

START pulse is used. Throughput can be calculated from

Throughput =

1

T ACQ + TCONV + TCS

where TACQ is the T/H acquisition time, TCONV is the time

required for the A/D conversion, and TCS is the duration of

CONVERT START. The combination of the AD1376 and

AD386 will provide greater than 50 kHz throughput. No signifi-

cant T/H droop error will be introduced provided the width of

CONVERT START is small compared with the A/D’s conver-

sion time.

inhibits the internal clock pulse. This enables the ADC to func-

tion normally and complete a conversion after 17 clock pulses.

The STATUS command will function normally and switch high

after the first clock pulse and will fall low after the 17th clock

pulse. In this way an external clock can be used to control the

ADC at slower conversion times.

Figure 16. Timing Diagram for Use with an External Clock

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

32-Pin Ceramic DIP

(DH-32E)

Figure 15. Improved Data Acquisition System

Using the AD1376 or AD1377 at Slower Conversion Times

The user may wish to run the ADC at slower conversion times

in order to synchronize the A/D with an external clock. This is

accomplished by running a slower clock than the internal clock

into the START CONVERT input. This clock must consist of

narrow negative-going clock pulses, as seen in Figure 16. The

pulse must be a minimum of 100 ns wide but not greater than

700 ns. Having a rising edge immediately after a falling edge

–8–

REV. B

Share Link: