AS7C31024A-15TI 查看數據表（PDF） - Alliance Semiconductor
零件编号
产品描述 (功能)
生产厂家
AS7C31024A-15TI Datasheet PDF : 9 Pages
| |||
AS7C1024A
AS7C31024A
®
AC test conditions
– Output load: see Figure B or Figure C.
– Input pulse level: GND to 3.0V. See Figure A.
– Input rise and fall times: 2 ns. See Figure A.
– Input and output timing reference levels: 1.5V.
+5V
+3.0V
90%
90%
10%
GND
2 ns
10%
Figure A: Input pulse
DOUT
255Ω
480Ω
C(14)
GND
Figure B: 5V Output load
Thevenin equivalent:
168Ω
DOUT
+1.728V (5V and 3.3V)
+3.3V
DOUT
255Ω
320Ω
C(14)
GND
Figure C: 3.3V Output load
Notes
1 During VCC power-up, a pull-up resistor to VCC on CE1 is required to meet ISB specification.
2 This parameter is sampled and not 100% tested.
3 For test conditions, see AC Test Conditions, Figures A, B, and C.
4 tCLZ and tCHZ are specified with CL = 5pF, as in Figure C. Transition is measured ±500mV from steady-state voltage.
5 This parameter is guaranteed, but not 100% tested.
6 WE is High for read cycle.
7 CE1 and OE are Low and CE2 is High for read cycle.
8 Address valid prior to or coincident with CE1 transition Low.
9 All read cycle timings are referenced from the last valid address to the first transitioning address.
10 CE1 or WE must be High or CE2 Low during address transitions. Either CE1 or WE asserting high terminates a write cycle.
11 All write cycle timings are referenced from the last valid address to the first transitioning address.
12 CE1 and CE2 have identical timing.
13 C=30pF, except all high Z and low Z parameters, C=5pF.
14 2V data retention applies to commercial temperature operating range only.
9/26/02; 0.9.9
Alliance Semiconductor
P. 6 of 9
Share Link: 