DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AS7C31024-12JI 查看數據表(PDF) - Alliance Semiconductor

零件编号
产品描述 (功能)
生产厂家
AS7C31024-12JI
Alliance
Alliance Semiconductor Alliance
AS7C31024-12JI Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
AS7C1024
AS7C31024
®
Data retention characteristics (over the operating range)
Parameter
Symbol
Test conditions
Device
Min
Max
Unit
VCC for data retention
VDR
2.0
V
Data retention current
ICCDR
VCC = 2.0V
CE1 VCC–0.2V or
AS7C1024
AS7C31024
5
mA
1
mA
CE2 0.2V
Chip deselect to data retention time tCDR
VIN VCC–0.2V or
0
ns
Operation recovery time
tR
VIN 0.2V
tRC
ns
Input leakage current
| ILI |
1
µA
Data retention waveform
VCC
CE1
VCC
tCDR
VIH
Data retention mode
VDR 2.0V
VDR
VCC
tR
VIH
AC test conditions
– 5V output load: see Figure B or Figure C.
– Input pulse level: GND to 3.0V. See Figure A.
– Input rise and fall times: 2 ns. See Figure A.
– Input and output timing reference levels: 1.5V.
+5V
+3.0V
90%
90%
10%
GND
2 ns
10%
Figure A: Input pulse
DOUT
255W
480W
C(14)
GND
Figure B: 5V Output load
Thevenin equivalent:
168W
DOUT
+1.728V (5V and 3.3V)
+3.3V
DOUT
255W
320W
C(14)
GND
Figure C: 3.3V Output load
Notes
1 During VCC power-up, a pull-up resistor to VCC on CE1 is required to meet ISB specification.
2 This parameter is sampled and not 100% tested.
3 For test conditions, see AC Test Conditions, Figures A, B, and C.
4 tCLZ and tCHZ are specified with CL = 5pF, as in Figure C. Transition is measured ±500mV from steady-state voltage.
5 This parameter is guaranteed, but not 100% tested.
6 WE is High for read cycle.
7 CE1 and OE are Low and CE2 is High for read cycle.
8 Address valid prior to or coincident with CE1 transition Low.
9 All read cycle timings are referenced from the last valid address to the first transitioning address.
10 CE1 or WE must be High or CE2 Low during address transitions. Either CE1 or WE asserting high terminates a write cycle.
11 All write cycle timings are referenced from the last valid address to the first transitioning address.
12 CE1 and CE2 have identical timing.
13 2V data retention applies to commercial temperature operating range only.
14 C=30pF, except all high Z and low Z parameters, C=5pF.
6
ALLIANCE SEMICONDUCTOR
11/29/00

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]