AS7C1025A-10TC 查看數據表（PDF） - Alliance Semiconductor
零件编号
产品描述 (功能)
生产厂家
AS7C1025A-10TC Datasheet PDF : 8 Pages
| |||
AS7C1025A
AS7C31025A
®
Data retention characteristics (over the operating range)
Parameter
Symbol
Test conditions
VCC for data retention
Data retention current
Chip enable to data retention time
Operation recovery time
Input leakage current
VDR
ICCDR
tCDR
tR
| ILI |
VCC = 2.0V
CE ≥ VCC – 0.2V
VIN ≥ VCC – 0.2V or
VIN ≤ 0.2V
Data retention waveform
VCC
CE
VCC
tCDR
VIH
Data retention mode
VDR ≥ 2.0V
VDR
Min
2.0
–
0
tRC
–
VCC
tR
VIH
Max
Unit
–
V
500
µA
–
ns
–
ns
1
µA
AC test conditions
– Output load: see Figure B or Figure C.
– Input pulse level: GND to 3.0V. See Figure A.
– Input rise and fall times: 2 ns. See Figure A.
– Input and output timing reference levels: 1.5V.
+5V
+3.0V
90%
90%
10%
GND
2 ns
10%
Figure A: Input pulse
DOUT
255W
480W
C(14)
GND
Figure B: 5V Output load
Thevenin equivalent:
168W
DOUT
+1.728V (5V and 3.3V)
+3.3V
DOUT
255W
320W
C(14)
GND
Figure C: 3.3V Output load
Notes
1 During VCC power-up, a pull-up resistor to VCC on CE is required to meet ISB specification.
2 This parameter is sampled, but not 100% tested.
3 For test conditions, see AC Test Conditions, Figures A, B, and C.
4 tCLZ and tCHZ are specified with CL = 5pF, as in Figure C. Transition is measured ±500mV from steady-state voltage.
5 This parameter is guaranteed, but not 100% tested.
6 WE is High for read cycle.
7 CE and OE are Low for read cycle.
8 Address valid prior to or coincident with CE transition Low.
9 All read cycle timings are referenced from the last valid address to the first transitioning address.
10 CE or WE must be High during address transitions. Either CE or WE asserting high terminates a write cycle.
11 All write cycle timings are referenced from the last valid address to the first transitioning address.
12 NA.
13 C=30pF, except all high Z and low Z parameters, where C=5pF.
2/6/01; V.0.9
Alliance Semiconductor
P. 6 of 8
Share Link: 