M95160-X 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

M95160-X

16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock

STMicroelectronics 

Operating features

M95160-x, M95080-x

4.5

Data protection and protocol control

Non-volatile memory devices can be used in environments that are particularly noisy, and

within applications that could experience problems if memory bytes are corrupted.

Consequently, the device features the following data protection mechanisms:

● Write and Write Status Register instructions are checked that they consist of a number

of clock pulses that is a multiple of eight, before they are accepted for execution.

● All instructions that modify data must be preceded by a Write Enable (WREN)

instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state

by the following events:

– Power-up

– Write Disable (WRDI) instruction completion

– Write Status Register (WRSR) instruction completion

– Write (WRITE) instruction completion

● The Block Protect (BP1, BP0) bits in the Status Register allow part of the memory to be

configured as read-only.

● The Write Protect (W) signal allows the Block Protect (BP1, BP0) bits of the Status

Register to be protected.

For any instruction to be accepted, and executed, Chip Select (S) must be driven high after

the rising edge of Serial Clock (C) for the last bit of the instruction, and before the next rising

edge of Serial Clock (C).

Two points need to be noted in the previous sentence:

● The ‘last bit of the instruction’ can be the eighth bit of the instruction code, or the eighth

bit of a data byte, depending on the instruction (except for Read Status Register

(RDSR) and Read (READ) instructions).

● The ‘next rising edge of Serial Clock (C)’ might (or might not) be the next bus

transaction for some other device on the SPI bus.

Table 3. Write-protected block size

Status Register bits

Protected block

BP1

BP0

0

0

none

0

1

Upper quarter

1

0

Upper half

1

1

Whole memory

Protected array addresses

M95160-x

M95080-x

none

0600h - 07FFh

0400h - 07FFh

0000h - 07FFh

none

0300h - 03FFh

0200h - 03FFh

0000h - 03FFh

14/50

Doc ID 8028 Rev 10

Share Link: