MAX4490AUK-T 查看數據表（PDF） - Maxim Integrated
零件编号
产品描述 (功能)
生产厂家
MAX4490AUK-T Datasheet PDF : 8 Pages
| |||
Low-Cost, High-Slew-Rate,
Rail-to-Rail I/O Op Amps in SC70
ABSOLUTE MAXIMUM RATINGS
Supply Voltage (VDD to VSS)..................................................+6V
All Other Pins ...................................(VSS - 0.3V) to (VDD + 0.3V)
Output Short-Circuit Duration .................................................10s
Continuous Power Dissipation (TA = +70°C)
5-Pin SC70 (derate 2.5mW/°C above +70°C) ............ 200mW
5-Pin SOT23 (derate 7.1mW/°C above +70°C).......... 571mW
8-Pin SOT23 (derate 5.26mW/°C above +70°C)........421 mW
14-Pin TSSOP (derate 8.3mW/°C above +70°C) ....... 667mW
14-Pin SO (derate 8.3mW/°C above +70°C).............. 667mW
Operating Temperature Range ........................ -40°C to +125°C
Junction Temperature ..................................................... +150°C
Storage Temperature Range ............................ -65°C to +150°C
Lead Temperature (soldering, 10s) ................................ +300°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(VDD = +5V, VSS = 0, VCM = 0, VOUT = VDD/2, RL = 100kΩ connected to VDD/2, TA = TMIN to TMAX, unless otherwise noted. Typical
values are at TA = +25°C.) (Note 1)
PARAMETER
Supply Voltage Range
Supply Current (per amplifier)
Input Offset Voltage
Input Bias Current
Input Offset Current
Input Resistance
Input Common-Mode Range
Common-Mode Rejection Ratio
Power-Supply Rejection Ratio
Large-Signal Voltage Gain
Output Voltage Swing High
Output Voltage Swing Low
Output Short-Circuit Current
Gain-Bandwidth Product
Input Capacitance
Phase Margin
Gain Margin
Slew Rate
Voltage Noise Density
Current Noise Density
Capacitive Load Drive
SYMBOL
VDD
IS
VOS
IB
IOS
RIN
VCM
CMRR
PSRR
AV
VOH
VOL
IOUT(SC)
GBWP
CIN
SR
en
in
(Note 2)
CONDITIONS
(Note 3)
(Note 3)
(Note 3)
TA = +25°C
TA = TMIN to TMAX
Inferred from CMRR test
VSS ≤ VCM ≤ VDD
2.7V ≤ VDD ≤ 5.5V
(VSS + 0.25V) ≤ VOUT
≤ (VDD - 0.25V)
RL = 100kΩ
RL = 2kΩ
Specified as
VDD - VOH
RL = 100kΩ
RL = 2kΩ
Specified as
VOL - VSS
RL = 100kΩ
RL = 2kΩ
Sourcing or sinking
CL = 10pF
CL = 10pF
CL = 10pF
Measured from 10% to 90% of 4Vp-p step
ƒ = 10kHz
ƒ = 10kHz
AV(CL) = 1, no sustained oscillations
MIN TYP MAX UNITS
2.7
5.5
V
0.8
2
mA
±1.5 ±10
mV
16
±0.05 ±2.5 nA
±0.05 ±2.5 nA
1000
MΩ
VSS
VDD
V
54
75
dB
65
100
dB
110
dB
65
85
1.5
mV
55
200
1.5
mV
35
150
±50
mA
10
MHz
5
pF
60
deg
10
dB
10
V/µs
12
nV/√Hz
1
fA√Hz
300
pF
Note 1: All units production tested at TA = +25°C. Limits over temperature guaranteed by design.
Note 2: Guaranteed by the Power-Supply Rejection Ratio (PSRR) test.
Note 3: Input Offset Voltage, Input Bias Current, and Input Offset Current are all tested and guaranteed at both ends of the common-
mode range.
2 _______________________________________________________________________________________
Share Link: 