MC10EL35, MC100EL35
J1
J
K2
K
8 VCC
7Q
CLK 3
R
R4
6Q
5 VEE
Figure 1. Logic Diagram and Pinout Assignment
Table 1. PIN DESCRIPTION
PIN
FUNCTION
J
ECL Input
K
ECL Input
R
ECL Reset
CLK
ECL Clock Input
Q, Q
ECL Data Outputs
VCC
Positive Supply
VEE
Negative Supply
Table 1. TRUTH TABLE
J*
K*
R*
L
L
L
L
H
L
H
L
L
H
H
L
X
X
H
CLK
Z
Z
Z
Z
X
Qn+1
Qn
L
H
Qn
L
Table 2. MAXIMUM RATINGS
Symbol
Parameter
Condition 1
Condition 2
Rating
Unit
VCC PECL Mode Power Supply
VEE
NECL Mode Power Supply
VI
PECL Mode Input Voltage
NECL Mode Input Voltage
Iout
Output Current
VEE = 0 V
VCC = 0 V
VEE = 0 V
VCC = 0 V
Continuous
Surge
VI ≤ VCC
VI ≥ VEE
8
V
−8
V
6
V
−6
50
mA
100
TA
Operating Temperature Range
Tstg
Storage Temperature Range
qJA
Thermal Resistance (Junction-to-Ambient) 0 lfpm
500 lfpm
SOIC−8 NB
SOIC−8 NB
−40 to +85
−65 to +150
190
130
°C
°C
°C/W
qJC
Thermal Resistance (Junction-to-Case)
Standard Board
qJA
Thermal Resistance (Junction-to-Ambient) 0 lfpm
500 lfpm
SOIC−8 NB
TSSOP−8
TSSOP−8
41 to 44
185
140
°C/W
°C/W
qJC
Thermal Resistance (Junction-to-Case)
Tsol
Wave Solder (Pb-Free)
Standard Board
< 2 to 3 sec @ 260°C
TSSOP−8
41 to 44 ±5%
265
°C/W
°C
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
www.onsemi.com
2