DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MC100E111(2016) 查看數據表(PDF) - ON Semiconductor

零件编号
产品描述 (功能)
生产厂家
MC100E111
(Rev.:2016)
ON-Semiconductor
ON Semiconductor ON-Semiconductor
MC100E111 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
MC10E111, MC100E111
Table 7. AC CHARACTERISTICS (VCCx = 5.0 V; VEE= 0.0 V or VCCx = 0.0 V; VEE= 5.0 V (Note 1))
40°C
25°C
85°C
Symbol
tskew
tJITTER
VPP
tr, tf
Characteristic
Within-Device Skew (Note 8)
Random Clock Jitter (RMS)
Minimum Input Swing
Rise/Fall Time
Min Typ Max Min Typ Max Min Typ Max Unit
25
75
25
50
25
50
ps
<1 <2
<1 <2
< 1 < 2 ps
50
50
50
mV
250 450 650 275 375 600 275 375 600 ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification
limit values are applied individually under normal operating conditions and not valid simultaneously.
1. 10 Series: VEE can vary 0.46 V / +0.06 V.
100 Series: VEE can vary 0.46 / +0.8 V.
2. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of
the differential output signals.
3. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
4. Enable is defined as the propagation delay from the 50% point of a negative transition on EN to the 50% point of a positive transition
on Q (or a negative transition on Q). Disable is defined as the propagation delay from the 50% point of a positive transition on EN to the
50% point of a negative transition on Q (or a positive transition on Q).
5. The setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater
than $75 mV to that IN/IN transition (Figure 3).
6. The hold time is the minimum time that EN must remain asserted after a negative going IN or a positive going IN to prevent an output
response greater than $75 mV to that IN/IN transition (Figure 4).
7. The release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets
the specified IN to Q propagation delay and output transition times (Figure 5).
8. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
IN
IN
ts
EN
50%
Q
75mV
Q
75mV
Figure 3. Setup Time
IN
IN
th
EN
50%
75mV
Q
Q
75mV
Figure 4. Hold Time
IN
IN
tr
EN
50%
Q
Q
Figure 5. Release Time
www.onsemi.com
6

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]