DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MC10E411FNG 查看數據表(PDF) - ON Semiconductor

零件编号
产品描述 (功能)
生产厂家
MC10E411FNG Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
MC10E411
Table 5. AC CHARACTERISTICS VCCx = 5.0 V; VEE = 0.0 V or VCCx = 0.0 V; VEE = 5.0 V (Note 7)
0°C
25°C
85°C
Symbol
Characteristic
Min Typ Max Min Typ Max Min Typ Max Unit
fMAX
tPLH
tPHL
Maximum Toggle Frequency
700
700
700
MHz
Propagation Delay to Output
IN (Differential) (Note 8) 400
IN (SingleEnded) (Note 9) 350
EN to Q 450
600 430
650 380
850 450
630 500
680 450
850 450
ps
700
750
850
ts
tH
tR
tskew
Setup Time (Note 10)
EN to IN 200
0
200
0
200
0
ps
Hold Time (Note 11)
IN to EN 0 200
0 200
0 200
ps
Release Time (Note 12)
EN to IN 300 100
300 100
300 100
ps
Within-Device Skew (Note 13)
Part-to-Part Skew (Diff)
50
50
50
ps
200
200
200
tJITTER
VPP
Random Clock Jitter (RMS)
Input Voltage Swing
(Differential Configuration)
<1
<1
<1
ps
250
1000 250
1000 250
1000 mV
tr/tf
Output Rise/Fall Time
(20%80%)
275
600 275
600 275
600 ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
7. VEE can vary +0.5 V / 0.5 V.
8. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the
differential output signals.
9. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
10. The setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than
±75 mV to that IN/IN transition.
11. The hold time is the minimum time that EN must remain asserted after a negative going IN or a positive going IN to prevent an output response
greater than ±75 mV to that IN/IN transition.
12. The release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets
the specified IN to Q propagation delay and output transition times.
13. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
http://onsemi.com
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]