DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MSM6596A-XXXJS 查看數據表(PDF) - Oki Electric Industry

零件编号
产品描述 (功能)
生产厂家
MSM6596A-XXXJS
OKI
Oki Electric Industry OKI
MSM6596A-XXXJS Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
¡ Semiconductor
MSM6596A-xxx
PIN DESCRIPTIONS
Pin
Symbol Type
QFJ SOP DIP SSOP
Description
Power supply pin. Insert a bypass capacitor of 0.1 mF or more between this
9 12 9 15 VDD pin and the GND pin.
18 24 18 30 GND — Ground pin
(SERIAL ADDRESS) This pin inputs the starting X address of a read operation.
6 9 6 12 SADX I Addressing in units of 1024 words is possible. The 1024-word address data
can be input as 10-bit (AX0 - AX9) serial data via the SADX pin.
(SERIAL ADDRESS) This pin inputs the starting Y address of a read operation.
1 1 1 1 SADY I Addressing in units of 1024 words is possible. The 1024-word address data
can be input as 10-bit (AY0 - AY9) serial data via the SADY pin.
7
10
7
13 SASX
(SERIAL ADDRESS STROBE) This is the clock input pin which is used to store
I the serial address data of the X address into the device's internal register.
2
2
2
2 SASY
I
(SERIAL ADDRESS STROBE) This is the clock input pin which is used to store
the serial address data of the Y address into the device's internal register.
8 11
8 14 TAS
(TRANSFER ADDRESS STROBE) This is the input pin for loading the serial
I address data into the internal address counter.
The X and Y addresses are stored at the falling edge of TAS.
(READ CLOCK) This is the clock input pin for reading information out of the data
13
15
13
18 RDCK
I
register. Internal operation starts at the falling edge of RDCK. The information
in the data register is output on the DOUT pin. The internal address counter is
automatically incremented at the falling edge of RDCK.
(DATA OUT) The data output pin is always kept in a high-impedance state
17 22 17 28 DOUT O when RDCK or CS is kept "H". This pin reflects the "H" or "L" level data being
read, and the current data is hold until ROCK is asserted "H".
4 4 4 5 CS1
(CHIP SELECT) When CS1 is set to "L", bank 1 is selected. When CS2 is set to
"L", bank 2 is selected. Setting both CS1 and CS2 to "H" disables all input and
3
3
3
3 CS2
I output pins. These pins enable parallel use of multiple serial voice ROMs by
connecting the data output pins.
10 13 10 16 TEST I Pin for testing. Apply a "L" level.
16 21 16 27 TESTO1
O Pins for testing. Leave these pins open.
11 14 11 17 TESTO2
ABSOLUTE MAXIMUM RATINGS
Parameter
Power Supply Voltage
Input Voltage
Storage Temperature
Symbol
VDD
VIN
TSTG
Condition
Ta = 25°C
Ta = 25°C
Rating
Unit
–0.3 to +7.0
V
–0.3 to VDD+0.3
V
–55 to +150
°C
4/12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]