DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT16VDDF12864H 查看數據表(PDF) - Micron Technology

零件编号
产品描述 (功能)
生产厂家
MT16VDDF12864H
Micron
Micron Technology Micron
MT16VDDF12864H Datasheet PDF : 31 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Table 14: Capacitance
Note: 11; notes appear notes appear on pages 20–23
PARAMETER
Input/Output Capacitance: DQ, DQS,DM
Input Capacitance: Command and Address, RAS#, CAS#, WE#
Input Capacitance:CK, CK#, CKE, S#
512MB, 1GB (x64)
200-PIN DDR SODIMM
SYMBOL
CIO
CI1
CI2
MIN
7
24
12
MAX
9
40
20
UNITS
pF
pF
pF
Table 15: DDR SDRAM Component Electrical Characteristics and Recommended AC
Operating Conditions (-335, -262)
Notes: 1–5, 12–15, 29, 40; notes appear on pages 20–23; 0°C £ TA £ +70°C; VDD = VDDQ = +2.5V ±0.2V
AC CHARACTERISTICS
-335
PARAMETER
SYMBOL MIN MAX
Access window of DQs from CK/CK#
tAC -0.70 +0.70
CK high-level width
CK low-level width
tCH 0.45 0.55
tCL
0.45 0.55
Clock cycle time
CL=2.5 tCK (2.5) 6
13
CL=2
tCK (2) 7.5
13
DQ and DM input hold time relative to DQS
tDH 0.45
DQ and DM input setup time relative to DQS
tDS
0.45
DQ and DM input pulse width (for each input)
tDIPW 1.75
Access window of DQS from CK/CK#
tDQSCK -0.60 +0.60
DQS input high pulse width
tDQSH 0.35
DQS input low pulse width
tDQSL 0.35
DQS-DQ skew, DQS to last DQ valid, per group, per access tDQSQ
0.4
Write command to first DQS latching transition
DQS falling edge to CK rising - setup time
tDQSS 0.75 1.25
tDSS 0.20
DQS falling edge from CK rising - hold time
tDSH 0.20
Half clock period
tHP
tCH,tCL
Data-out high-impedance window from CK/CK#
Data-out low-impedance window from CK/CK#
tHZ
+0.70
tLZ -0.70
Address and control input hold time (fast slew rate)
Address and control input setup time (fast slew rate)
Address and control input hold time (slow slew rate)
Address and control input setup time (slow slew rate)
Address and Control input pulse width (for each input)
tIHF
tISF
tIHS
tISS
tIPW
0.75
0.75
0.8
0.8
2.2
LOAD MODE REGISTER command cycle time
tMRD 12
DQ-DQS hold, DQS to first DQ to go non-valid, per access tQH
tHP -tQHS
Data hold skew factor
ACTIVE to PRECHARGE command
tQHS
tRAS
0.75
42 70,000
ACTIVE to READ with Auto precharge command
tRAP
18
-262
MIN MAX
-0.75 +0.75
0.45 0.55
0.45 0.55
7.5
13
7.5
13
0.5
0.5
1.75
-0.75 +0.75
0.35
0.35
0.5
0.75 1.25
0.20
0.20
tCH,tCL
+0.75
-0.75
0.90
UNITS
ns
tCK
tCK
ns
ns
ns
ns
ns
ns
tCK
tCK
ns
tCK
tCK
tCK
ns
ns
ns
ns
NOTES
26
26
40, 46
40, 46
23, 27
23, 27
27
22, 23
8
16, 37
16, 38
12
0.90
ns
12
1
ns
12
1
ns
12
2.2
ns
15
ns
tHP -tQHS
ns
0.75
ns
40 120,000 ns
22, 23
31
15
ns
09005aef80a646bc
DDF16C64_128x64HG_B.fm - Rev. B 7/03 EN
16
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]