CY7C1334 查看數據表（PDF） - Cypress Semiconductor
零件编号
产品描述 (功能)
生产厂家
CY7C1334 Datasheet PDF : 12 Pages
| |||
Switching Waveforms
Read/Write/Deselect Sequence
CY7C1334
CLK
CEN
tCH tCL
tAS tAH
ADDRESS RA1
WA2
RA3
tCYC
tCENS
RA4
WA5
RA6
RA7
tCENH
WE &
BWS[3:0]
tWS tWH
tCES tCEH
CE
CEN HIGH blocks
all synchronous inputs
Data-
In/Out
tCLZ
Device
originally
deselected
tDOH
tDS tDH
OQu11t a
D2
In
tCO
tCHZ
OQu31t a
tDOH
Q4
D5
Out
In
tCHZ
Q6
Q7
Out
Out
The combination of WE & BWS[3:0] defines a write cycle (see Write Cycle Description table).
CE is the combination of CE1, CE2, and CE3. All chip enables need to be active in order to select
the device. Any chip enable can deselect the device. RAx stands for Read Address X, WAx stands for
Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. ADV/LD held LOW.
OE held LOW.
= DON’T CARE = UNDEFINED
Document #: 38-05065 Rev. **
Page 9 of 12
Share Link: 