DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NCP5050(2007) 查看數據表(PDF) - ON Semiconductor

零件编号
产品描述 (功能)
生产厂家
NCP5050
(Rev.:2007)
ON-Semiconductor
ON Semiconductor ON-Semiconductor
NCP5050 Datasheet PDF : 14 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NCP5050
MAXIMUM RATINGS (Note 1)
Rating
Symbol
Value
Unit
Power Supply Voltage (Note 2)
Over Voltage Protection
Human Body Model (HBM) ESD Rating (Note 3)
HCS and FB Pins
PVin
7.0
V
VS
25
V
ESD HBM
2000
V
1000
Machine Model (MM) ESD Rating (Note 3)
HCS and FB Pins
ESD MM
200
V
150
Digital Input Voltage
Digital Input Current
CTRL, CM
-0.3 < Vin < Vbat + 0.3
V
1.0
mA
WDFN 3x3 Package
Power Dissipation @ TA = +85°C
Thermal Resistance, Junction-to-Case
Thermal Resistance, Junction-to-Air
PD
RqJC
RqJA
(Note 5)
10
(Note 6)
W
°C/W
Operating Ambient Temperature Range
TA
-10 to +85
°C
Operating Junction Temperature Range
Maximum Junction Temperature
TJ
TJMAX
-10 to +125
°C
+150
°C
Storage Temperature Range
Tstg
-65 to +150
°C
Moisture Sensitivity Level (Note 7)
MSL
1
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at TA = 25°C.
2. According to JEDEC standard JESD22-A108B.
3. This device series contains ESD protection and passes the following tests:
Human Body Model (HBM) per JEDEC standard: JESD22-A114 for all pins.
Machine Model (MM) per JEDEC standard: JESD22-A115 for all pins.
4. Latch up Current Maximum Rating: $100 mA per JEDEC standard: JESD78.
5. The thermal shutdown set to 160°C (typical) avoids irreversible damage on the device due to power dissipation.
6. For the 10-Pin 3x3 WDFN Package, the RqJA is highly dependent on the PCB heat-sink area. For example, RqJA can be 61°C/W for 2 layers
board having 51 mm2 dissipation area on circuit side and board size ground plane on other side.
7. Per IPC/JEDEC standard: J-STD-020A.
8. The maximum package power dissipation limit must not be exceeded.
Pd
+
125 * TA
RqJA
http://onsemi.com
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]