DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PDU16F-10B4 查看數據表(PDF) - Data Delay Devices

零件编号
产品描述 (功能)
生产厂家
PDU16F-10B4
DATADIELAY
Data Delay Devices DATADIELAY
PDU16F-10B4 Datasheet PDF : 5 Pages
1 2 3 4 5
6-BIT PROGRAMMABLE
DELAY LINE
(SERIES PDU16F)
PDU16F
data
delay
3
®
devices, inc.
FEATURES
Digitally programmable in 64 delay steps
Monotonic delay-versus-address variation
Two separate outputs: inverting & non-inverting
Precise and stable delays
Input & outputs fully TTL interfaced & buffered
10 T2L fan-out capability
Fits standard 24-pin DIP socket
Auto-insertable
OUT/
OUT
EN/
GND
N/C
IN
N/C
GND
N/C
N/C
EN/
GND
PACKAGES
1 24
2 23
3 22
4 21
5 20
6 19
7 18
8 17
9 16
10 15
11 14
12 13
VCC
A0
A1
A2
VCC
N/C
N/C
N/C
VCC
A3
A4
A5
PDU16F-xx
DIP
PDU16F-xxA4
Gull-Wing
PDU16F-xxB4
J-Lead
PDU16F-xxM
Military DIP
PDU16F-xxMC4
Military Gull-Wing
FUNCTIONAL DESCRIPTION
PIN DESCRIPTIONS
The PDU16F-series device is a 6-bit digitally programmable delay line.
IN Delay Line Input
The delay, TDA, from the input pin (IN) to the output pins (OUT, OUT/)
depends on the address code (A5-A0) according to the following formula:
OUT Non-inverted Output
OUT/ Inverted Output
A0-A5 Address Bits
TDA = TD0 + TINC * A
EN/ Output Enable
VCC +5 Volts
where A is the address code, TINC is the incremental delay of the device,
GND Ground
and TD0 is the inherent delay of the device. The incremental delay is
specified by the dash number of the device and can range from 0.5ns through 10ns, inclusively. The
enable pins (EN/) are held LOW during normal operation. These pins must always be in the same state
and may be tied together externally. When these signals are brought HIGH, OUT and OUT/ are forced
into LOW and HIGH states, respectively. The address is not latched and must remain asserted during
normal operation.
SERIES SPECIFICATIONS
DASH NUMBER SPECIFICATIONS
Programmed delay tolerance: 5% or 1ns,
whichever is greater
Inherent delay (TD0): 9ns typical (OUT)
8ns typical (OUT/)
Setup time and propagation delay:
Address to input setup (TAIS): 5ns
Disable to output delay (TDISO): 6ns typ. (OUT)
Operating temperature: 0° to 70° C
Temperature coefficient: 100PPM/°C (excludes TD0)
Supply voltage VCC: 5VDC ± 5%
Supply current: ICCH = 74ma
ICCL = 30ma
Minimum pulse width: 10% of total delay
Part
Number
PDU16F-.5
PDU16F-1
PDU16F-2
PDU16F-3
PDU16F-4
PDU16F-5
PDU16F-6
PDU16F-8
PDU16F-10
Incremental Delay
Per Step (ns)
.5 ± .3
1 ± .5
2 ± .5
3 ± 1.0
4 ± 1.0
5 ± 1.0
6 ± 1.0
8 ± 1.0
10 ± 1.5
Total Delay
Change (ns)
31.5 ± 1.6
63 ± 3.2
126 ± 6.3
189 ± 9.5
252 ± 12.6
315 ± 15.8
378 ± 18.9
504 ± 25.2
630 ± 31.5
NOTE: Any dash number between .5 and 10 not
shown is also available.
©1997 Data Delay Devices
Doc #97004
DATA DELAY DEVICES, INC.
1
1/13/97
3 Mt. Prospect Ave. Clifton, NJ 07013

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]