NO.PG12864LRU-ORA-H Rev:0
2-4.6 n Line Alternated Register Set
RE RS D7 D6 D5 D4 D3 D2 D1 D0
0
1
0
1
1
0 N3 N2 N1 N0
(At the time of reset: N3~N0 = 0H, read address: 6H)
RE RS D7 D6 D5 D4 D3 D2 D1 D0
0
1
0
1
1
1 ※ ※ N5 N4
※ mark shows “Don’t care”(At the time of reset: N5~N4 = 0H, read address: 7H)
The reverse line number of LCD alternated drive is required to set in the register. The line number possible
to set is 2-64 lines.
The values set up by the n-line alternated register become enable when the n line alternated drive command
of ON. (NLIN=”1”)
When the n line alternated drive command is OFF (NLIN=”0”), alternated drive waveform which reverses
by frame cycle is generated.
LA5 LA4 LA3 LA2 LA1 LA0
0
0
0
0
0
0
0
0
0
0
0
1
LINE ADDRESS
-
2
1
1
1
1
1
1
64
2-4.7 Alternated Timing
At the Time of n Line Alternated OFF (in case of 1/64 DUTY Display)
Frist Second Third
Line
Line Line
Line
64-th
Line
Frist Second
Line
LP
FLM
M
POWERTIP TECHNOLOGY CORPORATION
DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN