LTC1196(Rev_0) 查看數據表（PDF） - Linear Technology
零件编号
产品描述 (功能)
生产厂家
LTC1196 Datasheet PDF : 28 Pages
| |||
LTC1196/LTC1198
UW
DY A IC ACCURACY
VCC = 5V, VREF = 5V, fCLK = fCLK(MAX) as defined in Recommended Operating Conditions, unless otherwise noted.
SYMBOL
S/(N + D)
THD
IMD
PARAMETER
Signal-to-Noise Plus Distortion
Total Harmonic Distortion
Peak Harmonic or Spurious Noise
Intermodulation Distortion
Full Power Bandwidth
Full Linear Bandwidth [S/(N + D) > 44dB]
CONDITIONS
500kHz/1MHz Input Signal
500kHz/1MHz Input Signal
500kHz/1MHz Input Signal
fIN1 = 499.37kHz,
fIN2 = 502.446kHz
LTC1196
MIN TYP MAX
47/45
49/47
55/48
51
8
1
LTC1198
MIN TYP MAX
47/45
49/47
55/48
51
8
1
UNITS
dB
dB
dB
dB
MHz
MHz
AC CHARACTERISTICS
VCC = 5V, VREF = 5V, fCLK = fCLK(MAX) as defined in Recommended Operating Conditions, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
LTC1196-1
LTC1198-1
MIN TYP MAX
LTC1196-2
LTC1198-2
MIN TYP MAX
tCONV
Conversion Time (See Figures 1, 2)
600
710
q
710
900
fSMPL(MAX) Maximum Sampling Frequency
LTC1196
1.20
1.00
LTC1196
q 1.00
0.80
LTC1198
0.90
0.75
LTC1198
q 0.75
0.60
tdDO
Delay Time, CLK↑ to DOUT Data Valid CLOAD = 20pF
55 64
q
73
68 78
94
tDIS
Delay Time CS↑ to DOUT Hi-Z
q
70 120
88 150
ten
Delay Time, CLK↓ to DOUT Enabled
CLOAD = 20pF
q
30 50
43 63
thDO
Time Output Data Remains Valid
After CLK↑
CLOAD = 20pF
q 30 45
30 55
tr
DOUT Fall Time
CLOAD = 20pF
q
5
15
10 20
tf
DOUT Rise Time
CLOAD = 20pF
q
5
15
10 20
CIN
Input Capacitance
Analog Input On Channel
30
30
Analog Input Off Channel
5
5
Digital Input
5
5
UNITS
ns
ns
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
pF
pF
pF
RECO E DED OPERATI G CO
VCC = 2.7V Operation
SYMBOL PARAMETER
fCLK
Clock Frequency
tCYC
Total Cycle Time
tSMPL
thCS
tsuCS
Analog Input Sampling Time
Hold Time CS Low After Last CLK↑
Setup Time CS↓ Before First CLK↑
(See Figures 1, 2)
CONDITIONS
LTC1196
LTC1198
DITIO
q
S
LTC1196-1
LTC1198-1
MIN TYP MAX
0.01
5.4
0.01
4.6
12
16
2.5
20
40
LTC1196-2
LTC1198-2
MIN TYP MAX
0.01
4
0.01
3
12
16
2.5
40
78
UNITS
MHz
MHz
CLK
CLK
CLK
ns
ns
4
Share Link: 