PLUS405-55A 查看數據表（PDF） - Philips Electronics

零件编号

产品描述 (功能)

生产厂家

PLUS405-55A

Programmable logic sequencer (16 × 64 × 8)

Philips Electronics 

Philips Semiconductors Programmable Logic Devices

Programmable logic sequencer

(16 × 64 × 8)

Product specification

PLUS405-55

AC ELECTRICAL CHARACTERISTICS (Continued)

R1 = 470Ω, R2 = 1kΩ, CL = 30pF, 0°C ≤ Tamb ≤ +75°C, 4.75V ≤ VCC ≤ 5.25V

LIMITS

SYMBOL

PARAMETER

FROM

TO

MIN

TYP1

MAX

UNIT

Frequency of operation

fMAX1

CLK1; (without Complement Array)

ǒ1Ǔ

tIS1 ) tCKO1

Input ±

Output ±

55.6

64.5

MHz

fMAX2

CLK2; (without Complement Array)

ǒ1Ǔ

tIS1 ) tCKO2

Input ±

Output ±

55.6

62.5

MHz

fMAX3

CLK1; (with Complement Array)

ǒ1Ǔ

tIS2 ) tCKO1

Input through

Complement

Array ±

Output ±

38.5

46.5

MHz

fMAX4

CLK2; (with Complement Array)

ǒ1Ǔ

tIS2 ) tCKO2

Input through

Complement

Array ±

Output ±

38.5

45.5

MHz

fMAX5

fMAX6

Internal feedback without Complement

Array (CLK1 or CLK2)

ǒ1Ǔ

tCKL ) tCKH

Internal feedback with

Complement Array (CLK1 or CLK2)

ǒ1Ǔ

tIS2

Register

Output ±

Register

Output

through

Complement

Array ±

Register

Input ±

66.7

83.3

Register

Input ±

55.6

66.7

MHz

MHz

fCLK

Minimum guaranteed Clock frequency

CK +

CK +

66.7

83.3

MHz

NOTES:

1. All typical values are at VCC = 5V, Tamb = +25°C.

2. For 3-State output; output enable times are tested with CL = 30pF to the 1.5V level, and S1 is open for high-impedance to High tests and

closed for high-impedance to Low tests. Output disable times are tested with CL = 5pF. High-to-High impedance tests are made to an output

voltage of VT = (VOH – 0.5V) with S1 open, and Low-to-High impedance tests are made to the VT = (VOL + 0.5V) level with S1 closed.

3. All propagation delays and setup times are measured and specified under worst case conditions.

TEST LOAD CIRCUIT

VCC

+5V

S1

VOLTAGE WAVEFORMS

+3.0V

90%

C1

C2

INPUTS

NOTE:

C1 and C2 are to bypass VCC to GND.

I0

F0

DUT

I15

F7

CK

INIT/OE

GND

R1

R2

CL

OUTPUTS

0V

+3.0V

10%

2.5ns

tR tF

2.5ns

90%

10%

0V

2.5ns

2.5ns

MEASUREMENTS:

All circuit delays are measured at the +1.5V level of

inputs and outputs, unless otherwise specified.

Input Pulses

October 22, 1993

188

Share Link: