S4242 查看數據表（PDF） - Summit Microelectronics
零件编号
产品描述 (功能)
生产厂家
S4242 Datasheet PDF : 16 Pages
| |||
S4242/S42WD42/S4261/S42WD61
WRITE OPERATIONS
The S42xxx allows two types of write operations: byte
write and page write. The byte write operation writes a
single byte during the nonvolatile write period (tWR). The
page write operation allows up to 16 bytes in the same
page to be written during tWR.
Page WRITE
The S42xxx is capable of a 16-byte page write operation.
It is initiated in the same manner as the byte-write opera-
tion, but instead of terminating the write cycle after the first
data word, the master can transmit up to 15 more words
of data. After the receipt of each word, the S42xxx will
respond with an ACKnowledge.
Byte WRITE
After the slave address is sent (to identify the slave
device, specify high order word address and a read or
write operation), a second byte is transmitted which
contains the low 8 bit addresses of any one of the 2,048
words in the array.
Upon receipt of the word address, the S42xxx responds
with an ACKnowledge. After receiving the next byte of
data, it again responds with an ACKnowledge. The mas-
ter then terminates the transfer by generating a STOP
condition, at which time the S42xxx begins the internal
write cycle.
The S42xxx automatically increments the address for
subsequent data words. After the receipt of each word,
the four low order address bits are internally incremented
by one. The high order five bits of the address byte remain
constant. Should the master transmit more than sixteen
words, prior to generating the STOP condition, the ad-
dress counter will “roll over,” and the previously written
data will be overwritten. As with the byte-write operation,
all inputs are disabled during the internal write cycle.
Refer to Figure 10 for the address, ACKnowledge and
data transfer sequence.
While the internal write cycle is in progress, the S42xxx
inputs are disabled, and the device will not respond to any
requests from the master. Refer to Figure 10 for the
address, ACKnowledge and data transfer sequence.
Acknowledges Transmitted from
42xxx to Master Receiver
If single byte-write only,
Stop bit issued here.
Acknowledges Transmitted from
42xxx to Master Receiver
SDA
Bus
Activity
A
A
A A A R C Word Address C
10 9 8 W K
K
A
A
Data Byte n C Data Byte n+1 C
K
K
1010
0
AAAAAAAA
76543210
DDDDDDDD
76543210
DDDDDDDD
76543210
S
T
A
Device
Type
A10,A9,A8
R
T
Address Read/Write
0= Write
A
Data Byte n+15 C
K
DDDDDDDD
76543210
S
T
O
P
Slave Address
Master Sends Read
Request to Slave
Master Writes Word
Address to Slave
Master Writes
Data to Slave
Master Writes
Data to Slave
Master Writes
Data to Slave
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Shading Denotes
42xxx
SDA Output Active
2025 ILL10.1
FIGURE 10. PAGE/BYTE WRITE MODE
2025 6.0 4/17/00
9
Share Link: 