DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SC1544TS-3.3TR 查看數據表(PDF) - Semtech Corporation

零件编号
产品描述 (功能)
生产厂家
SC1544TS-3.3TR
Semtech
Semtech Corporation Semtech
SC1544TS-3.3TR Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
SC1544
POWER MANAGEMENT
PRELIMINARY
Electrical Characteristics (Cont.)(1)
Unless specified: all applicable silver box supplies (3.3V, 5V, 5VSB) ± 5%, GND = 0V, VSENSE PINS = VOUT(NOM), TA = 25°C. Values in bold apply over full
operating ambient temperature range.
Parameter
Symbol
Test Conditions
Min Typ Max Units
AGP Output (Cont.)
Gate 7 Drive Current(4)
Sense Pin Bias Current
IG7(SOURCE)
IG7(SINK)
IAGP
FC (Charge Pump)
VAGP = VOUT(NOM) - 100mV, VG7 = 5V
VAGP = VOUT(NOM) + 100mV, VG7 = 3V
VAGP = 3.3V, TYPEDET = High
VAGP = 1.5V, TYPEDET = Low
2
-3.5
-235
-70
4
-5
-340
-105
mA
-445 µA
-140
Output Voltage
VFC
Overcurrent Protection(14)
V5VSB = 5V
9.0
9.5 10.0 V
Trip Threshold
Short Circuit Immunity(15)
V
TH(OC)
30
50
70 %V
OUT
1
75 ms
Notes:
(1) This device is ESD sensitive. Use of standard ESD handling precautions is required.
(2) Guaranteed by design.
(3) Applies to S0 only.
(4) Gates 7 and 8 are high whenever 5VSB is present and greater than VUVLO, unless the over current protection
has been tripped.
(5) Applies to S3 sleep state only for 3.3V Dual Memory option. Applies to both S0 and S3 sleep state for 2.5V
Dual Memory Option
(6) Gate 5 is high in S0 and low in the S3 and S5 sleep states.
(7) Gate 6 is high in the S3 sleep state and low in S0 and in the S5 sleep state.
(8) Applies to S3 sleep state and S5 sleep state when the PCI pin is high.
(9) Gate 3 is high in S0 and low in the S3 and S5 sleep states.
(10) Gate 4 is high in the S3 sleep state and the S5 sleep state when the PCI pin is high. Gate 4 is low in S0,
and in the S5 sleep state when the PCI pin is low.
(11) Gate 2 is high in S0 and low in the S3 and S5 sleep states.
(12) Gate 1 is high in the S3 sleep state and the S5 sleep state when the USB pin is high. Gate 1 is low in S0,
and in the S5 sleep state when the USB pin is low.
(13) Applies to S0 only. VAGP = 3.3V when TYPEDET is high and 1.5V when the TYPEDET pin is low.
(14) Applies to 2.5V/3.3V Dual Memory, 3.3V Dual and 5V Dual outputs when enabled only. When an output is
disabled, that output is not monitored for OCP. The 1.8V and AGP outputs do not have over current protection.
(15) Minimum and maximum time limits for over current protection to trip when powered up (or enabled) into a
shorted output and when a short is applied to an enabled, OCP protected output.
2002 Semtech Corp.
5
www.semtech.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]