SCN2652 查看數據表（PDF） - Philips Electronics

零件编号

产品描述 (功能)

生产厂家

SCN2652

Multi-protocol communications controller(MPCC)

Philips Electronics 

Philips Semiconductors

Multi-protocol communications controller (MPCC)

Product specification

SCN2652/SCN68652

Table 1. Register Access

Addressable

PCSAR

PCR

RDSR

REGISTERS

Parameter control sync/

address register

Parameter control register

Receive data/status register

TDSR

Transmit data/status register

Non-Addressable

CCSR

Control character shift register

HSR

Holding shift register

RxSR

Receiver shift register

TxSR

Transmitter shift register

RxCRC

Receiver CRC accumulation

register

TxCRC

Transmitter CRC generation

register

NOTES:

*H = High byte – bits 15–8

L = Low byte – bits 7–0

NO. OF BITS

16

8

16

16

8

16

8

8

16

16

DESCRIPTION*

PCSARH and PCR contain parameters common to the

receiver and transmitter. PCSARL contains a programmable

SYNC character (BCP) or secondary station address (BOP).

RDSRH contains receiver status information.

RDSRL = RxDB contains the received assembled character.

TDSRH contains transmitter command and status

information. TDSRL = TxDB contains the character to be

transmitted

These registers are used for character assembly (CSSR,

HSR, RxSR), disassembly (TxSR), and CRC

accumulation/generation (RxCRC, TxCRC).

Table 2. Error Control

CHARACTER

DESCRIPTION

FCS

Frame check sequence is transmitted/received

as 16 bits following the last data character of a

BOP message. The divisor is usually

CRC–CCITT (X16 + X12 + X5 + 1) with dividend

preset to 1’s but can be other wise determined

by ECM. The inverted remainder is transmitter as

the FCS.

BCC

Block check character is transmitted/received as

two successive characters following the last data

character of a BCP message. The polynomial is

CRC–16 (X16 + X15 + X2 + 1) or CRC–CCITT

with dividend preset to 0’s (as specified by

ECM). The true remainder is transmitted as the

BCC.

Table 3. Special Characters

OPERATION BIT PATTERN

FUNCTION

BOP

FLAG

01111110

Frame message

ABORT

11111111 generation Terminate communication

01111111 detection

GA

Address

BCP

01111111

(PCSARL)1

Terminate loop mode

repeater function

Secondary station address

SYNC

(PCSARL) or

(TxDB)2 generation

Character synchronization

NOTES:

1. ( ) = contents of.

2. For IDLE = 0 or 1 respectively.

PCSAR

15

APA

14 13

12

PROTO SS/GA SAM

11 10 9 8

IDLE

ECM

7 6 5 4 3 21 0

S/AR

PCR

RDSR

TDSR

15

14

13 12

11 10 9 8

TxCL

TxCLE R x CL E

RxCL

15 14 13 12 11

RERR

ABC

ROR

10

RAB/

GA

9

8

REOM RSOM

15

TERR

14 13 12

NOT DEFINED

11

TGA

10

9

8

TABORT TEOM TSOM

RxDB

TxDB

NOTE:

Refer to Register Formats for mnemonics and description.

Figure 3. Short Form Register Bit Formats

SD00059

1995 May 01

5

Share Link: