DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STSR30 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
STSR30 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
STSR30
PIN DESCRIPTION
Pin N°
1
Symbol
INHIBIT
2
OUTGATE
3
SGLGND
4
PWRGND
5
VCC
6
DISABLE
7
SETANT
8
CK
Name and Function
This input enables OUTGATE to work when its voltage is lower than the negative
threshold voltage (VINHIBIT<VH). If VINHIBIT>VH the OUTGATE will be high for a
minimum conduction time (tON(GATE)). In typical flyback converter application, it is
possible to turn off the synchronous MOSFET when the current through it tends to
reverse, allowing discontinuous conduction mode and providing protection to the
converter from eventual sinking current from the load.
A blanking time of 700ns allows operation when some voltage ringing is present
during turn-off of primary switch.
Absolute maximum voltage rating of the pin can be exceeded limiting the current
flowing into the pin to 10mA max.
Gate Drive signal for Synchronous MOSFET. Anticipation [tANT] in turning off
OUTGATE is provided when the clock input goes to low level.
Reference for all the control logic signals. This pin is completely separated from
the PWRGND to prevent eventual disturbances to affect the control logic.
Reference for power signals, this pin carries the full peak currents for the output.
The supply voltage range from 4.5V to 5.5V allows applications with logic gate
threshold mosfets. UVLO feature guarantees proper start-up while it avoids
undesirable driving during eventual dropping of the supply voltage.
This pin allows turning off the device completely when kept to low level. In this
condition the IC power consumption is strongly reduced. When this pin goes to
high value, OUTGATE turns to switching again according to the CK signal.
The voltage on this pin sets the anticipation in turning off the OUTGATE. It is
possible to choose among three different anticipation times by discrete
partitioning of the supply voltage [ANT].
This input provides synchronization for IC’s operations, being the transitions
between the two output conditions based on a positive threshold, equal for the
two slopes. A smart internal control logic mechanism using a 15MHz internal
oscillator generates proper anticipation timing at the turn-off of each output. This
feature allows safe turn-off of Synchronous Rectifiers avoiding any eventual
shoot-through situation on secondary side at both transitions. Clock revelation
mechanism makes the operation of STSR30 particularly suitable for flyback
adaptors application allowing correct operation during discontinuous mode.
Absolute maximum positive voltage rating of the pin can be exceeded limiting the
current flowing into the pin to 10mA max.
3/10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]