TDA8764A 查看數據表（PDF） - Philips Electronics
零件编号
产品描述 (功能)
生产厂家
TDA8764A Datasheet PDF : 24 Pages
| |||
Philips Semiconductors
10-bit high-speed low-power ADC
Product specification
TDA8764A
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP.
MAX.
UNIT
Timing (fclk = 60 MHz; CL = 10 pF); see Fig.5 and note 10
tds
sampling delay time
−
th
output hold time
4
td
output delay time TDA8764ATS VCCO = 2.7 V
−
VCCO = 3.3 V
−
td
output delay time TDA8764AHL VCCO = 2.7 V
−
VCCO = 3.3 V
−
CL
digital output load capacitance
−
SR
slew rate
VCCO = 2.7 V
0.2
3-state output delay times (fclk = 60 MHz); see Fig.6
tdZH
enable HIGH
tdZL
enable LOW
tdHZ
disable HIGH
tdLZ
disable LOW
VCCO = 3.3 V
−
VCCO = 3.3 V
−
VCCO = 3.3 V
−
VCCO = 3.3 V
−
Notes
1. The rise and fall times of the clock signal must not be less than 0.5 ns.
0.7 2
−
−
10
14
9
13
13
17
12
16
−
10
0.3 −
16
20
30
34
25
30
23
27
ns
ns
ns
ns
ns
ns
pF
V/ns
ns
ns
ns
ns
2. The input admittance is Yi = -R-1--i + jωCi
3. Analog input voltages producing code 0 up to and including code 1023:
a) Voffset(B) (offset voltage BOTTOM) is the difference between the analog input which produces data equal to 00
and the reference voltage BOTTOM (VRB) at Tamb = 25 °C.
b) Voffset(T) (offset voltage TOP) is the difference between VRT (reference voltage TOP) and the analog input which
produces data outputs equal to code 1023 at Tamb = 25 °C.
4. In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities
of the converter reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to
pins VRB and VRT via offset resistors ROB and ROT as shown in Fig.4.
a) The current flowing into the resistor ladder is IL = R-----O---V-B---R-+---T--R--–---L--V--+--R---R-B---O----T- and the full-scale input range at the converter,
to cover code 0 to 1023, is VI = RL × IL = R-----O----B----+-----RR-----LL----+-----R----O----T- × (V RT – VRB ) = 0˙.8375 × (V RT – VRB )
b) Since RL, ROB and ROT have similar behaviour with respect to process and temperature variation, the ratio
R-----O----B----+-----RR-----LL----+-----R----O----T- will be kept reasonably constant from device to device. Consequently variation of the output
codes at a given input voltage depends mainly on the difference VRT − VRB and its variation with temperature and
supply voltage. When several ADCs are connected in parallel and fed with the same reference source, the
matching between each of them is then optimized.
5. EG = (---V----1---0---2--3----–-V----Vi-(-p--0---p-)--)-–-----V----i-(--p-----p--) × 100
6. The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device.
No glitches greater than 2 LSBs, nor any significant attenuation are observed in the reconstructed signal.
2000 Jul 03
10
Share Link: 