GM71CS17800CJ-7 查看數據表（PDF） - Hynix Semiconductor

零件编号

产品描述 (功能)

生产厂家

GM71CS17800CJ-7

CMOS DRAM 2,097,152 words x 8 bit, 5.0V, 50ns

Hynix Semiconductor 

GM71C17800C

GM71CS17800CL

Notes:

1. AC Measurements assume tT = 5ns.

2. An initial pause of 200 us is required after power up followed by a minimum of eight

initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-

RAS refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS

refresh cycles are required.

3. Operation with the tRCD(max) limit insures that tRAC(max) can be met, tRCD(max) is specified as a

reference point only; if tRCD is greater than the specified tRCD(max) limit, then access time is

controlled exclusively by tCAC.

4. Operation with the tRAD(max) limit insures that tRAC(max) can be met, tRAD(max) is specified as a

reference point only; if tRAD is greater than the specified tRAD(max) limit, then access time is

controlled exclusively by tAA.

5. Either tODD or tCDD must be satisfied.

6. Either tDZO or tDZC must be satisfied.

7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also,

transition times are measured between VIH (min) and VIL (max).

8. Assumes that tRCD <= tRCD (max) and tRAD <= tRAD (max). If tRCD or tRAD is greater than the

maximum recommended value shown in this table, tRAC exceeds the value shown.

9. Measured with a load circuit equivalent to 2TTL loads and 100pF.(VOH =2.4V , VOL= 0.4V)

10. Assumes that tRCD >= tRCD (max) and tRAD <= tRAD (max).

11. Assumes that tRCD <= tRCD (max) and tRAD >= tRAD (max).

12. Either tRCH or tRRH must be satisfied for a read cycles.

13. tOFF (max) and tOEZ (max) define the time at which the outputs achieve the open circuit condition

and are not referred to output voltage levels.

14. tWCS, tRWD, tCWD and tAWD and tCPW are not restrictive operating parameters. They are included in

the data sheet as electrical characteristics only; if tWCS >=tWCS(min), the cycle is an early write

cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle;

if tRWD>=tRWD(min), tCWD>=tCWD(min), and tAWD>=tAWD(min) or tCWD>=tCWD(min),

tAWD>=tAWD(min), and tCPW>=tCPW(min), the cycle is a read -modify- write and the data output

will contain data read from the selected cell; if neither of the above sets of conditions is

satisfied, the condition of the data out (at access time) is indeterminate.

15. These parameters are referred to CAS leading edge in early write cycle and to WE leading edge

in a delayed write or a read modify write cycle.

16. tRASP defines RAS pulse width in fast page mode cycles.

17. Access time is determined by the longer of tAA or tCAC or tACP.

18. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying

data to the device. After RAS is reset, if tOEH>=tCWL, the I/O pin will remain open circuit (high

impedance): if tOEH<=tCWL, invalid data will be out at each I/O.

Rev 0.1 / Apr’01

Share Link: