TS80C31X2-LLCB 查看數據表（PDF） - Atmel Corporation
零件编号
产品描述 (功能)
生产厂家
TS80C31X2-LLCB Datasheet PDF : 42 Pages
| |||
TS80C31X2
Table 2. Pin Description for 40/44 pin packages
PIN NUMBER
MNEMONIC
TYPE
DIL LCC VQFP 1.4
NAME AND FUNCTION
VSS
Vss1
VCC
P0.0-P0.7
P1.0-P1.7
P2.0-P2.7
P3.0-P3.7
Reset
ALE
PSEN
EA
XTAL1
XTAL2
20 22
1
40 44
39-32 43-36
16
39
38
37-30
1-8 2-9
40-44
1-3
21-28 24-31 18-25
10-17 11,
5,
13-19
7-13
10 11
5
11 13
7
12 14
8
13 15
9
14 16
10
15 17
11
16 18
12
17 19
13
9
10
4
30 33
27
29 32
26
31 35
29
19 21
15
18 20
14
I
I
I
I/O
I/O
I/O
I/O
I
O
I
I
I
I
O
O
I
O (I)
O
I
I
O
Ground: 0V reference
Optional Ground: Contact the Sales Office for ground connection.
Power Supply: This is the power supply voltage for normal, idle and power-
down operation
Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s
written to them float and can be used as high impedance inputs. Port 0 pins must
be polarized to Vcc or Vss in order to prevent any parasitic current consumption.
Port 0 is also the multiplexed low-order address and data bus during access to
external program and data memory. In this application, it uses strong internal
pull-up when emitting 1s.
Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1
pins that have 1s written to them are pulled high by the internal pull-ups and
can be used as inputs. As inputs, Port 1 pins that are externally pulled low will
source current because of the internal pull-ups.
Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2
pins that have 1s written to them are pulled high by the internal pull-ups and
can be used as inputs. As inputs, Port 2 pins that are externally pulled low will
source current because of the internal pull-ups. Port 2 emits the high-order address
byte during fetches from external program memory and during accesses to external
data memory that use 16-bit addresses (MOVX @DPTR).In this application, it
uses strong internal pull-ups emitting 1s. During accesses to external data memory
that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR.
Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3
pins that have 1s written to them are pulled high by the internal pull-ups and
can be used as inputs. As inputs, Port 3 pins that are externally pulled low will
source current because of the internal pull-ups. Port 3 also serves the special
features of the 80C51 family, as listed below.
RXD (P3.0): Serial input port
TXD (P3.1): Serial output port
INT0 (P3.2): External interrupt 0
INT1 (P3.3): External interrupt 1
T0 (P3.4): Timer 0 external input
T1 (P3.5): Timer 1 external input
WR (P3.6): External data memory write strobe
RD (P3.7): External data memory read strobe
Reset: A high on this pin for two machine cycles while the oscillator is running,
resets the device. An internal diffused resistor to VSS permits a power-on reset
using only an external capacitor to VCC.
Address Latch Enable: Output pulse for latching the low byte of the address
during an access to external memory. In normal operation, ALE is emitted at a
constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used
for external timing or clocking. Note that one ALE pulse is skipped during each
access to external data memory.
Program Store ENable: The read strobe to external program memory. When
executing code from the external program memory, PSEN is activated twice each
machine cycle, except that two PSEN activations are skipped during each access
to external data memory. PSEN is not activated during fetches from internal
program memory.
External Access Enable: EA must be externally held low to enable the device
to fetch code from external program memory locations.
Crystal 1: Input to the inverting oscillator amplifier and input to the internal
clock generator circuits.
Crystal 2: Output from the inverting oscillator amplifier
Rev. C - 15 January, 2001
5
Share Link: 