UBA2033 查看數據表（PDF） - NXP Semiconductors.
零件编号
产品描述 (功能)
生产厂家
UBA2033 Datasheet PDF : 18 Pages
| |||
NXP Semiconductors
HF full bridge driver IC
Product specification
UBA2033
’Dead time’ can be increased by adding a resistor (for
slowly turning on the full bridge power FETs) and a diode
(for quickly turning off the full bridge power FETs) in
parallel, both in series with the gate drivers (see Fig.3).
Divider function
If pin DD = SGND, then the divider function is
enabled/present. If the divider function is present there is
no direct relation between the position of the bridge output
and the status of pin EXTDR.
Start-up delay
Normally, the circuit starts oscillating as soon as pin VDD or
HV reaches the level of release power drive. At this
moment the gate drive voltage is equal to the voltage on
pin VDD for the low side transistors and VDD − 0.6 V for the
high side transistors. If this voltage is too low for sufficient
drive of the MOSFETs the release of the power drive can
be delayed via pin SU.
A simple RC filter (R between pins VDD and SU;
C between pins SU and SGND) can be used to make a
delay, or a control signal from a processor can be used.
Bridge disable
The bridge disable function can be used to switch off all the
MOSFETs as soon as the voltage on pin BD exceeds the
bridge disable voltage (1.29 V). The bridge disable
function overrules all the other states.
Table 1 Logic table; note 1
DEVICE
STATUS
Start-up state
Oscillation state
BD
HIGH
LOW
HIGH
LOW
LOW
LOW
INPUTS
SU
X
X
X
LOW
HIGH
DD
X
X
X
X
HIGH
HIGH
LOW
EXTDR
X
X
X
X
HIGH
LOW
LOW
LOW-to-HIGH
HIGH
HIGH-to-LOW
GHL
LOW
LOW
LOW
LOW
LOW
HIGH
HIGH
LOW
OUTPUTS
GHR
LOW
LOW
LOW
LOW
HIGH
LOW
LOW
GLL
LOW
HIGH
LOW
HIGH
HIGH
LOW
LOW
HIGH
HIGH
GLR
LOW
HIGH
LOW
HIGH
LOW
HIGH
HIGH
LOW
Note
1. X = don’t care
a) BD, SU and DD logic levels are with respect to SGND
b) EXTDR logic levels are with respect to V−LVS
c) GHL logic levels are with respect to SHL
d) GHR logic levels are with respect to SHR
e) GLL and GLR logic levels are with respect to PGND
f) If pin DD = LOW the bridge enters the state (oscillation state and pin BD = LOW and pin SU = HIGH) in the
pre-defined position pin GHL and pin GLR = HIGH and pin GLL and pin GHR = LOW.
2002 Oct 08
6
Share Link: 