DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AV9107C-13CS08 查看數據表(PDF) - Integrated Circuit Systems

零件编号
产品描述 (功能)
生产厂家
AV9107C-13CS08
ICST
Integrated Circuit Systems ICST
AV9107C-13CS08 Datasheet PDF : 5 Pages
1 2 3 4 5
AV9107C-13
Functionality
(at 14.318) MHz reference frequency input)
OE
CLK1
CLK2
0
20 MHz
Tristate
1
20 MHz
40 MHz
Pin Descriptions
PIN
NUMBER
1
2
3
4
5
6
7
8
PIN NAME
OE
GND
X1/CLK0
X2
PD#
CLK1
VDD
CLK2
TYPE
DESCRIPTION
Input
PWR
Input
Output
Input
Output
PWR
Output
Output Enable - Tristates the 40 MHz output when low. Pull-Up
Ground.
Crystal Input or Input Clock frequency. Typically 20MHz crystal.
Crystal Output (No Connect when clock used.).
Power Down. Shuts off chip when low outputs are driven low. Internall pull-up.
Clock 1 output 40MHz with 20MHz crystal.
Digital power supply (+5V DC).
Clock2 output, divided by 2 from clock1 output, for 20MHz with 20MHz crystal. Output is
synthesized.
Frequency Accuracy and Calculation
The accuracy of the frequencies produced by the AV9107C
depends on the input frequency and the desired actual
output frequency. The formula for calculating the exact
output frequency is as follows:
Output
Frequency
=
Input
Frequency
X
A
B
Where A = 2, 3, 4 ... 128, and
B = 2, 3, 4 ...32.
For example, to calculate the actual output frequency for
a video monitor expecting a 44.900 MHz clock and using
a 14.318 MHz input clock, the closest A/B ratio is 69/22,
which gives an output of 44.906 MHz (within 0.02% of the
target frequency). Generally, the AV9107 can produce
frequencies within 0.1% of the desired output.
Allowable Input and Output Frequencies
The input frequency should be between 12 and 40 MHz
and the A/B ratio should not exceed 24. The output should
fall in the range of 12 to 80 MHz for CLK1 dnd CLK2. (See
specification for 3.3V and 5V condition details).
Output Enable
The Output Enable feature tristates the CLK1 output clock
pin. This places the selected output pins in a high inpedance
state to allow for system level diagnostic testing. The divide-
by-2 output of CLK2 remains active on the AV9107C-13 for
any OE state.
Power Down
The power down pin shuts off the entire chip to save
current. A few milliseconds are required to reach full
functioning speed from a power down state.
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]