UPD16434G-001-12 查看數據表（PDF） - NEC => Renesas Technology
零件编号
产品描述 (功能)
生产厂家
UPD16434G-001-12 Datasheet PDF : 64 Pages
| |||
µ PD16434
2.5 Data Memory
The data memory is a static RAM configured by two 50-word × 8-bit banks. It is used for storing display data.
Figure 2–5. Data Memory Configuration
00H
Bank 0
(50 x 8)
31H
00H
Bank 1
(50 x 8)
31H
The data memory bank is specified by the bank flag in the data pointer, and the address in the bank is specified
by the 6-bit binary counter in the data pointer.
The 8-bit data, written to the serial/parallel interface by the CPU, is used for operation or decoded according to
the specified data processing mode, and is written into the data memory.
The data memory contents can be directly manipulated by a bit manipulation instruction.
When the µ PD16434 is set in the read mode, the data memory contents are output to the CPU through the
serial/parallel interface.
The data memory contents are read out in bit units in synchronization with the row drive signal and are sent to the
column driver for driving the LCD. This operation is performed independently from command/data write/read operation
with the CPU, which is performed through the serial/parallel interface. Display data read out operation differs,
depending on the number of time-divisions.
(1) 8-time-division (single/multi-chip configuration)
The contents of the display data in bank 0 or bank 1, whichever is specified by the SMM command, are read
out to the column driver.
Figure 2–6 shows bits correspondence for the row driver and column driver for the data memory. If the data
located at the Rn and Cm intersection is 1, the corresponding LCD dot is ON. If the data is 0, the dot is OFF.
Data Sheet S10299EJ4V0DS00
15
Share Link: 