V436516R04VLTG-10PC 查看數據表（PDF） - Mosel Vitelic Corporation
零件编号
产品描述 (功能)
生产厂家
V436516R04VLTG-10PC Datasheet PDF : 12 Pages
| |||
MOSEL VITELIC
V436516R04V(L)
Serial Presence Detect Information
A serial presence detect storage device -
E2PROM - is assembled onto the module. Informa-
tion about the module configuration, speed, etc. is
SPD Table
written into the E2PROM device during module pro-
duction using a serial presence detect protocol (I2C
synchronous 2-wire bus)
Byte Num-
ber
Function Described
SPD Entry Value
0
Number of SPD bytes
128
1
Total bytes in Serial PD
256
2
Memory Type
SDRAM
3
Number of Row Addresses (without BS bits)
12
4
Number of Column Addresses (for x16
9
SDRAM)
5
Number of DIMM Banks
2
6
Module Data Width
64
7
Module Data Width (continued)
0
8
Module Interface Levels
LVTTL
9
SDRAM Cycle Time at CL=3
7.5 ns/10.0 ns
10
SDRAM Access Time from Clock at CL=3
5.4 ns/6.0 ns
11
Dimm Config (Error Det/Corr.)
none
12
Refresh Rate/Type
Self-Refresh, 15.6µs
13
SDRAM width, Primary
x16
14
Error Checking SDRAM Data Width
n/a / x8
15
Minimum Clock Delay from Back to Back Ran-
tccd = 1 CLK
dom Column Address
16
Burst Length Supported
1, 2, 4, 8
17
Number of SDRAM Banks
4
18
Supported CAS Latencies
CL = 3, 2
19
CS Latencies
CS Latency = 0
20
WE Latencies
WL = 0
21
SDRAM DIMM Module Attributes
Non Buffered/Non Reg.
22
SDRAM Device Attributes: General
Vcc tol ± 10%
23
Minimum Clock Cycle Time at CAS Latency =
7.5 ns/10.0 ns
2
24
Maximum Data Access Time from Clock for
CL = 2
5.4 ns/6.0 ns
25
Minimum Clock Cycle Time at CL = 1
Not Supported
26
Maximum Data Access Time from Clock at CL
Not Supported
=1
27
Minimum Row Precharge Time
15 ns/20 ns
-75PC
80
08
04
0C
09
02
40
00
01
75
54
00
80
10
00
01
0F
04
06
01
01
00
0E
75
54
00
00
0F
Hex Value
-75
80
08
04
0C
09
02
40
00
01
75
54
00
80
10
00
01
0F
04
06
01
01
00
0E
A0
60
00
00
14
-10PC
80
08
04
0C
09
02
40
00
01
A0
60
00
80
10
00
01
0F
04
06
01
01
00
0E
A0
60
00
00
14
V436516R04V(L) Rev. 1.0 October 2001
4
Share Link: 