DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VSC7127R-QM 查看數據表(PDF) - Vitesse Semiconductor

零件编号
产品描述 (功能)
生产厂家
VSC7127R-QM
Vitesse
Vitesse Semiconductor Vitesse
VSC7127R-QM Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
VITESSE
SEMICONDUCTOR CORPORATION
Data Sheet
VSC7127/VSC7129
Family of Repeater/Retimer and Port
Bypass Circuits for Fibre Channel
Features
• ANSI X3T11 Fibre Channel Compliant
• Analog/Digital Signal Detect (SDU)
• 1.0625Gb/s Operation
• On-Chip Transmit Termination
• Features the FibreTimerConfigurable Clock
Recovery Unit (CRU): Repeater, Retimer or
Bypassed
• Six Port Bypass Circuits (PBC)
• 3.3V, 700mW Power Dissipation
• Compatible with HDMP-0451 (VSC7127) or
HDMP-0452 (VSC7129)
• 44-Pin, 10mm PQFP Package
General Description
The VSC7127 and VSC7129 contain six cascaded Port Bypass Circuits (PBCs), the FibreTimerconfig-
urable Repeater/Retimer (CRU) and a Signal Detect Unit (SDU). These parts are typically used in distributing
Fibre Channel signals to an array of disk drives in an FC-AL loop as illustrated in Figure 1. The first
VSC7127’s CRU is configured as a Repeater to attenuate jitter, the second VSC7127’s CRU is bypassed to
reduce power and the third VSC7127’s CRU is configured as a retimer so that the output of the device is a jitter-
compliance point.
Each PBC is a multiplexer that is controlled by the corresponding SELx line which, if HIGH, selects the
external input or, if LOW, selects the output of the previous PBC. For the VSC712xR, when MODE is LOW
and SEL5 is HIGH, the CRU is a sophisticated repeater which has low latency, no peaking and attenuates jitter
even at low frequencies. When MODE is HIGH and SEL5 is HIGH, the CRU is a retimer which eliminates jit-
ter transfer but has increased latency due to an elasticity buffer which adds/drops Fibre Channel fill words in
order to accomodate the difference between the baud rate of the incoming data and the local REFCLK. When
SEL5 is LOW, the CRU is bypassed and powered down. The SDU monitors the analog levels of the IO+/- input
and monitors the output of the CRU digitally to indicate whether valid data is present.
The VSC7127/VSC7129 are similar to the VSC7124 which does not contain the FibreTimercell or CMU.
VSC7127/VSC7129 Block Diagram
REFCLK
106.25MHz
CMU
SEL5
MODE
0.1uF
1
PBC5
1
1
1
1
0
0
0
0
PBC1
PBC2
PBC3
PBC4
0
CRU
1
0
PBC0
SDU
G52298-0, Rev 4.3
05/01/01
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
SIGDET
Page 1

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]