VSC8022FC 查看數據表（PDF） - Vitesse Semiconductor
零件编号
产品描述 (功能)
生产厂家
VSC8022FC Datasheet PDF : 17 Pages
| |||
VITESSE
SEMICONDUCTOR CORPORATION
2.5Gb/s SONET-Compatible
8-Bit MUX/DEMUX Chipset
Data Sheet
VSC8021/VSC8022
An internal Phase Detector and Phase Adjust Circuit are used to facilitate the two asynchronous circuits to
work with each other. The Phase Detector and the Phase Adjust Circuit work together to adjust the internal
clock CLK8 to make sure the set up and hold conditions are met for the internal registers. CLK8 is derived from
CLKI and the RCLK is a non-phase varying byte clock output. The edge sensitive SYNC signal is simply the
control signal that enables the Phase Detector circuitry.
As a summary, the CLKI is the high-speed clock input. The BYCLK is the external byte clock. The CLK8
is the internal byte clock derived from CLKI, phase-adjusted if SYNC is enabled. The RCLK is a non-phase-
adjusted divided-by-8 clock generated from CLKI. The phase of RCLK, RCLKN is not affected by the self-
adjusting circuitry, therefore it can be used as a system reference clock. RCLK, RCLKN can be used by the sys-
tem designer to generate BYCLK, BYCLKN. The self-positioning timer and RCLK, RCLKN allow for the cre-
ation of very tight parallel data timing for the VSC8021.
Figure 1: VSC8021 Block Diagram
Parallel
Data
D1
D1N
D8
D8N
SYNC
Byte Clock
BYCLK
Inputs BYCLKN
High Speed
Clock Inputs
CLKI
CLKIN
8
8
8:1
Multiplexer
Phase
Adjust
Timing
Generator
DO
DON
Serial Data Output
CLK8
CLK8N
Phase Adjustable
Byte Clock Output
RCLK
RCLKN
Independent
Byte Clock Output
CO
CON
ERR
High Speed
Clock
Page 2
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
G52028-0, Rev 4.1
05/25/01
Share Link: 