VSC8113QB 查看數據表（PDF） - Vitesse Semiconductor

零件编号

产品描述 (功能)

生产厂家

VSC8113QB

ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery

Vitesse Semiconductor 

Data Sheet

VSC8113

VITESSE

SEMICONDUCTOR CORPORATION

ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux

with Integrated Clock Generation and Clock Recovery

Jitter Tolerance

Jitter Tolerance is the ability of the Clock Recovery Unit to track timing variation in the received data

stream. The bellcore and ITU specifications allow the received optical data to contain jitter. The amount that

must be tolerated is a function of the frequency of the jitter. At high frequencies the specifications do not require

the CRU to tolerate large amounts, whereas at low frequencies many unit intervals (bit times) of jitter have to be

tolerated. The CRU is designed to tolerate this jitter with margin over the specification limits, see Figure 7. The

CRU obtains and maintains lock based on the data transition information. When there is no transition on the

data stream, the recovered clock frequency can drift. The VSC8113 can maintain lock over 100 bits of no

switching on data stream.

Figure 7: Jitter Tolerance

JITTER(UI P-P)

150 Bellcore Requirement

15

1.5

0.15

VSC8113 Guaranteed

60

Jitter Tolerance

6

0.6

10

30

300

25K 250K 2.5M

JITTER FREQ(HZ)

G52154-0, Rev 4.2

3/19/99

© VITESSE SEMICONDUCTOR CORPORATION

741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896

Page 9

Share Link: