DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

VSC8124RE 查看數據表(PDF) - Vitesse Semiconductor

零件编号
产品描述 (功能)
生产厂家
VSC8124RE
Vitesse
Vitesse Semiconductor Vitesse
VSC8124RE Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
VITESSE
SEMICONDUCTOR CORPORATION
Target Specification
VSC8124
2.488 Gb/s Quad
Data Re-timer
Typical Application
This table lists the suggested connections for non-data path pins for a typical 2.5 Gb/s application which
does not use the fast locking, channel re-timer bypassing, or loss of signal alarm masking. Users of those fea-
tures should take care to understand the functions before connecting to the control pins.
Table 12: Recommended Pin Usage
Pin Number
2
29
30
42
43
44
45
46
47
53
54
55
56
57
60
62
64
66
68
70
71
72
73
78
79
80
81
82
83
84
96
97
99
Pin Name
REV
CKBYP
TEST30
VTT
RTBYP0
RTBYP1
RTBYP2
RTBYP3
TEST47
TEST53
TEST54
TEST55
TEST56
TEST57
REFSEL
REFCK0-
REFCK0+
REFCK1-
REFCK1+
MASK0
MASK1
MASK2
MASK3
TRITTL
LOSALMN
LOS0N
LOS1N
LOS2N
LOS3N
VTT
LOSCLR
FASTLOCK
3VS
Recommended Hook-up
Do not connect
Do not connect
Do not connect
Internally generated power supply; Do not connect
Re-timer bypass; Do not connect
Re-timer bypass; Do not connect
Re-timer bypass; Do not connect
Re-timer bypass; Do not connect
Do not connect
Do not connect
Do not connect
Do not connect
Do not connect
Do not connect
Reference clock select; to use REFCK0, do not connect
Reference clock 0-; Connect your reference clock true here
Reference clock 0+; Connect your reference clock complement here
Reference clock 1-; 1k Ohm to Vee
Reference clock 1+; Do not connect
Mask alarm; Do not connect
Mask alarm; Do not connect
Mask alarm; Do not connect
Mask alarm; Do not connect
Tri-state TTL outputs; Do not connect
Loss of signal alarm; if used, 1k Ohm to Vcc otherwise do not connect
Loss of signal channel 0; connect to CMOS input
Loss of signal channel 0; connect to CMOS input
Loss of signal channel 0; connect to CMOS input
Loss of signal channel 0; connect to CMOS input
Internally generated power supply; Do not connect
Loss of signal clear; CMOS input (3.3V max.)
Enable fast lock; Do not connect
Power supply sense; Vcc or do not connect
G52271-0, Rev. 1.14
2/23/00
© VITESSE SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
Page 17

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]