WM8714 查看數據表（PDF） - Wolfson Microelectronics plc
零件编号
产品描述 (功能)
生产厂家
WM8714 Datasheet PDF : 17 Pages
| |||
WM8714
MASTER CLOCK TIMING
MCLK
tMCLKL
tMCLKH
tMCLKY
Figure 1 Master Clock Timing Requirements
Test Conditions
VDD = 5V, GND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
System Clock Timing Information
MCLK Master clock pulse width high
tMCLKH
MCLK Master clock pulse width low
tMCLKL
MCLK Master clock cycle time
tMCLKY
MCLK Duty cycle
TEST CONDITIONS
MIN
8
8
20
40:60
DIGITAL AUDIO INTERFACE
tBCH
tBCL
BCKIN
tBCY
LRCIN
DIN
tDS
tLRH
tLRSU
tDH
Figure 2 Digital Audio Data Timing
Test Conditions
VDD = 5V, GND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
Audio Data Input Timing Information
BCKIN cycle time
tBCY
40
BCKIN pulse width high
tBCH
16
BCKIN pulse width low
tBCL
16
LRCIN set-up time to
tLRSU
8
BCKIN rising edge
LRCIN hold time from
tLRH
8
BCKIN rising edge
DIN set-up time to BCKIN
tDS
8
rising edge
DIN hold time from BCKIN
tDH
8
rising edge
Production Data
TYP
MAX
UNIT
ns
ns
ns
60:40
TYP
MAX
UNIT
ns
ns
ns
ns
ns
ns
ns
w
PD Rev 4.0 November 2004
8
Share Link: 