TMB2193MS100 查看數據表（PDF） - Fairchild Semiconductor
零件编号
产品描述 (功能)
生产厂家
TMB2193MS100 Datasheet PDF : 24 Pages
| |||
TMB2193MS100
PRODUCT SPECIFICATION
Functional Description
The TMB2193MS100 is designed to demonstrate the perfor-
mance of the TMC2193 Digital Video Encoder (DENC). For
a complete description of the TMC2193, please refer to the
TMC2193 data sheet. The TMB2193MS100 is compatible
with other Fairchild Demo boards. Typical configurations
are the TMC2067P7C, the TMC2068P7C, and the
TMB2193MS100 or the TMB0001MS100 and the
TMB2193MS100. The first configuration requires an analog
composite or S-video input and supplies a re-encoded analog
composite or S-video output. The later requires a parallel
D1 input and supplies an encoded analog composite or
S-video output.
The TMC2193 can be operated in D1, Genlock or Master
mode. In the D1 mode the synchronization is derived from
the TRS codes embedded in the D1 data stream. The
TMB2193MS100 has the TMC2072 Genlock front end,
which supplies the HSYNC, VSYNC and subcarrier infor-
mation to the TMC2193 for the Genlock operation of the
encoder. In Master mode the synchronization is driven by
the TMC2193, supplying the line (HSYNC) and field
(VSYNC or BnT) synchronization signals. With the
TMC2193 running in Master mode the TMB2193MS100
demo board interfaces directly to either a MPEG decoder or
a video framestore with no additional glue logic.
The TMB2193MS100 has an onboard microcontroller
(MCU) to program the TMC2193, the TMC2072, and to
configure the FPGA. All the default register maps are held
within the MCU. Table 1 provides a description of each of
the default register maps. A control register map is written to
the TMC2193, the TMC2072, and to Port 2 of the MCU each
time the MRST\ button is pressed. The MCU determines
which map to load from the PROG[3-0] (Px) dip switches.
The TMC2193, 2072 and the MCU can also be driven by the
Raydemo software. The interface is provided by the RBUS
connector on the TMB2193MS100 and the TMC2070P7C
R-Bus interface board. With this setup the user can config-
ure the TMC2193, the TMC2072 and the MCU with any
IBM compatible PC.
Table 1. Default Control Register Maps
P3 P2 P1 P0 Format Mode
00
0
0 NTSC
MASTER
00
0
1 NTSC
MASTER
00
1
0 NTSC
MASTER
00
1
1 NTSC
D1
01
0
0 NTSC
D1
01
0
1 NTSC
D1
01
1
0 NTSC
Genlock
01
1
1 NTSC
Genlock
1 0 0 0 PAL
MASTER
1 0 0 1 PAL
MASTER
1 0 1 0 PAL
MASTER
1 0 1 1 PAL
D1
1 1 0 0 PAL
D1
1 1 0 1 PAL
D1
1 1 1 0 PAL
Genlock
1 1 1 1 PAL
Genlock
Source
Mod. Ramp
75% CB
100% CB
D1
D1
D1
601
601
Mod. Ramp
75% CB
100% CB
D1
D1
D1
601
601
Output Mode
Composite, S-Video
Composite, YPBPR
Composite, RGB
Composite, YPBPR
Composite, RGB
DCVBS
Composite, YPBPR
Composite, RGB
Composite, S-Video
Composite, YPBPR
Composite, RGB
Composite, YPBPR
Composite, RGB
DCVBS
Composite, YPBPR
Composite, RGB
2
Share Link: 