DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

WM8192(2001) 查看數據表(PDF) - Wolfson Microelectronics plc

零件编号
产品描述 (功能)
生产厂家
WM8192
(Rev.:2001)
Wolfson
Wolfson Microelectronics plc Wolfson
WM8192 Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
WM8192
Advanced Information
ELECTRICAL CHARACTERISTICS
Test Conditions
AVDD = DVDD1 = 4.75 to 5.25V, DVDD2 = 2.97 to 3.63V, AGND = DGND = 0V, TA = 0 to 70°C, MCLK = 12MHz unless
otherwise stated.
PARAMETER
SYMBOL
TEST
CONDITIONS
MIN
TYP
Overall System Specification (including 16-bit ADC, PGA, Offset and CDS functions)
Full-scale input voltage range
0.4
(see Note 1)
4.08
Input signal limits (see Note 2)
VIN
0
Full-scale transition error
Gain = 0dB;
20
PGA[7:0] = 4B(hex)
Zero-scale transition error
Gain = 0dB;
20
PGA[7:0] = 4B(hex)
Differential non-linearity
DNL
1.25
Integral non-linearity
INL
20
Channel to channel gain matching
1
Total output noise
Min Gain
3.9
Max Gain
11
References
Upper reference voltage
VRT
2.85
Lower reference voltage
VRB
1.35
Input return bias voltage
VRX
1.65
Diff. reference voltage (VRT-VRB)
Output resistance VRT, VRB, VRX
VRTB
1.4
1.5
1
VRLC/Reset-Level Clamp (RLC)
RLC switching impedance
50
VRLC short-circuit current
2
VRLC output resistance
2
VRLC Hi-Z leakage current
VRLC = 0 to AVDD
RLCDAC resolution
4
RLCDAC step size, RLCDAC = 0
RLCDAC step size, RLCDAC = 1
RLCDAC output voltage at
code 0(hex), RLCDACRNG = 0
VRLCSTEP
VRLCSTEP
VRLCBOT
AVDD = 5.0V
AVDD = 5.0V
0.25
0.17
0.39
RLCDAC output voltage at
code 0(hex), RLCDACRNG = 1
VRLCBOT
0.26
RLCDAC output voltage at
code F(hex) RLCDACRNG, = 0
VRLCTOP
AVDD = 5.0V
4.16
RLCDAC output voltage at
code F(hex), RLCDACRNG = 1
VRLCTOP
2.81
VRLC deviation
-50
Offset DAC, Monotonicity Guaranteed
Resolution
8
Differential non-linearity
DNL
0.1
Integral non-linearity
INL
0.25
Step size
2.04
Output voltage
Code 00(hex)
-260
Code FF(hex)
+260
Notes:
1.
Full-scale input voltage denotes the maximum amplitude of the input signal at the specified gain.
2.
Input signal limits are the limits within which the full-scale input voltage signal must lie.
MAX
AVDD
1.6
1
+50
0.5
1
UNIT
Vp-p
Vp-p
V
mV
mV
LSB
LSB
%
LSB rms
LSB rms
V
V
V
V
mA
µA
bits
V/step
V/step
V
V
V
V
mV
bits
LSB
LSB
mV/step
mV
mV
WOLFSON MICROELECTRONICS LTD
AI Rev 2.0 April 2001
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]